슈퍼 칩 구현을 위한 헤테로집적화 기술
Ultimate Heterogeneous Integration Technology for Super-Chip
0
조회
0
다운로드
2
인용
0
참고문헌
초록
Three-dimensional (3-D) integration is an emerging technology, which vertically stacks and interconnects multiple materials, technologies, and functional components such as processor, memory, sensors, logic, analog, and power ICs into one stacked chip to form highly integrated micro-nano systems. Since CMOS device scaling has stalled, 3D integration technology allows extending Moore`s law to ever high density, higher functionality, higher performance, and more diversed materials and devices to be integrated with lower cost. The potential benefits of 3D integration can vary depending on approach; increased multifunctionality, increased performance, increased data bandwidth, reduced power,small form factor, reduced packaging volume, increased yield and reliability, flexible heterogeneous integration, and reduced overall costs. It is expected that the semiconductor industry`s paradiam will be shift to a new industry-fusing technology era that will offer tremendous global opportunities for expanded use of 3D based technologies in highly integrated systems. Anticipated applications start with memory, handheld devices, and high-performance computers and extend to high-density multifunctional heterogeneous integration of IT-NT-BT systems. This paper attempts to introduce new 3D integration technologies of the chip self-assembling stacking and 3D heterogeneous opto-electronics integration for realizng the super-chip.
Abstract
Three-dimensional (3-D) integration is an emerging technology, which vertically stacks and interconnects multiple materials, technologies, and functional components such as processor, memory, sensors, logic, analog, and power ICs into one stacked chip to form highly integrated micro-nano systems. Since CMOS device scaling has stalled, 3D integration technology allows extending Moore`s law to ever high density, higher functionality, higher performance, and more diversed materials and devices to be integrated with lower cost. The potential benefits of 3D integration can vary depending on approach; increased multifunctionality, increased performance, increased data bandwidth, reduced power,small form factor, reduced packaging volume, increased yield and reliability, flexible heterogeneous integration, and reduced overall costs. It is expected that the semiconductor industry`s paradiam will be shift to a new industry-fusing technology era that will offer tremendous global opportunities for expanded use of 3D based technologies in highly integrated systems. Anticipated applications start with memory, handheld devices, and high-performance computers and extend to high-density multifunctional heterogeneous integration of IT-NT-BT systems. This paper attempts to introduce new 3D integration technologies of the chip self-assembling stacking and 3D heterogeneous opto-electronics integration for realizng the super-chip.
참고문헌 (37)
- T. Kunio, "Three dimensional ICs, having four stacked active device layers", IEEE International Electron Devices Meeting (IEDM), 837 (1989)
- M. Koyanagi, "Future System-on-Silicon LSI chips", IEEE MICRO, 18(4), pp.17~ (1998)
- S.J. Souri, "Multiple Si layer ICs: Motivation, performance analysis, and design implications", in Proc. 37th ACM Design Automation Conf., pp.873~ (2000)
- P. Ramm, "Interchip via technology for vertical system integration", Proc. IEEE Int. Interconnect Technology Conf. (IITC), pp.160~ (2001)
- K. Banerjee, "3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration", PROCEEDING OFTHE IEEE, 89(5), pp.602~ (2002)
- M. Koyanagi, "High-density through silicon vias for 3D-LSIs", Proc. IEEE, 97(1), pp.49~ (2006)
- K.W Lee, "The next generation package technology for higher performance and smaller systems", Proc. 3rd Int. Conf. 3D Architect. Semicond. Integr. Packag. (2006)
- J.-Q. Lu, "3D Integration: Why, what, who, when?", Future Fab Int., 23, pp.25~ (2007)
- F. Carson, "3D SiP development and trends", in 3D packag. Workshop IMAPS Int. Conf. Exhib. Device Packag. Conf. (2007)
- 윤민승, "TSV (Through Silicon Via) 기술 동향", 마이크로전자 및 패키징학회지, 16(1), pp.1~6 (2009), 한국마이크로전자및패키징학회
- T. Fukushima, "New Three-Dimensional Integration Technology Using Self- Assembly Technique", IEEE International Electron Devices Meeting (IEDM) (2005)
- T. Fukushima, "New Three-Dimensional Integration Technology Based on Reconfigured Wafer-on-Wafer Bonding Technique", IEEE International Electron Devices Meeting (IEDM), 985~ (2007)
- K-W Lee, "Novel Interconnection Technology for Heterogeneous Integration of MEMS-LSI Multi- Chip Module", Journal of Microsystem and Technology, 16(3), pp.441~ (2010)
- K-W Lee, "3D Heterogeneous Opto-Electronic Integration Technology for System-on-Silicon (SOS)", IEEE International Electron Devices Meeting (IEDM), pp.531~ (2009)
- Mitsumasa Koyanagi, "Super-chip Aiming Ultimate Heterogeneous Integration", IEICE, 96(11), pp.918~ (2010)
- M. Koyanagi, "Roadblocks in Achieving Three-Dimensional LSI", Proc. 8th Symposium on Future Electron Devices, pp.50~ (1989)
- T. Matsumoto, "New three dimensional wafer bonding technology using the adhesive injection method", Jpn. J. Appl., 37(3B), pp.1217~ (1998)
- Y. Igarashi, "Filling of tungsten into deep trench using time-modulation CVD method", Proc. Int. Conf. Solid State Devices and Mater., pp.34~ (2001)
- M. Koyanagi, "Three-dimensional integration technology based on wafer bonding with vertical buried interconnections", IEEE Trans. Electron Devices, 53(11), pp.2799~ (2006)
- T. Matsumoto, "Threedimensional integration technology based on wafer bonding technique using micro-bumps", Proc. Int. Conf. Solid State Devices and Mater., pp.1073~ (1995)
- M. Motoyoshi, "Current and future 3-dimensional LSI technologies", Tech. Dig. 3D System Integration Conf. (2007)
- Y. Ohara, "10 um fine pitch Cu", Sn micro-bumps for 3-D super-chip stack, 2009, ~
- T. Matsumoto, "New three-dimensional wafer bonding technology using adhesive injection method", Proc. Int. Conf. Solid State Devices and Mater., pp.460~ (1997)
- H. Kurino, "A New Wafer Scale Chip-on-Chip (W-COC) Packaging Technology using Adhesive Injection Method", Jpn. J.Appl.Phys., 38, pp.2406~ (1999)
- H. Kurino, "Intelligent Image Sensor Chip with Three Dimensional Structure", IEEE International Electron Devices Meeting (IEDM), pp.879~ (1999)
- K-W. Lee, "Three Dimensional Shared Memory Fabricated using Wafer Stacking Technology", IEEE International Electron Devices Meeting (IEDM), pp.165~ (2000)
- M. Koyanagi, "Neuromorphic Vision Chip Fabricated using Three-Dimensional Integration Technology", IEEE Int. Solid State Circuits Conference (ISSCC), pp.270~ (2001)
- T. Ono, "Three-dimensional processor system fabricated by wafer stacking technology", Pro. Int. Symp. Low-Power and High-Speed Chips (COOL Chips), pp.186~ (2002)
- K. Hozawa, "True influence of wafer-backside copper contamination during the back-end process on device characteristics", IEEE International Electron Devices Meeting (IEDM), pp.737~ (2002)
- J.C. Bae, "Evaluation of Cu Contamination at Backside Surface of Thinned Wafer in 3-D Integration by Transient Capacitance Measurement", IEEE Electron Device Letters (2011)
- J.-C. Bea, "Evaluation of Copper Diffusion in Thinned Wafer with Extrinsic Gettering for 3D-LSI by Capacitance-Time (C-t) measurement", Int. Conf. On. Solid State Devices and Materials (SSDM) (2010)
- M. Murugesan, "Impact of Remnant Stress", Strain and Metal Contamination in Extremely Thin (~10 μm) Si Wafers in the 3D Integration Technology, 2009, 361~
- 황성환, "Though-silicon-via를 사용한 3차원 적층 반도체 패키징에서의 열응력에 관한 연구", 마이크로전자 및 패키징학회지, 17(1), pp.69~73 (2010), 한국마이크로전자및패키징학회
- Eun-Kyung Kim, "Assessment of ultra-thin Si wafer thickness in 3D wafer stacking", Microelectronics Reliability, 50, pp.195~ (2010)
- T. Fukushima, "Surface tension-driven chip selfassembly with load-free hydrogen fluoride-assisted direct bonding at room temperature for three-dimensional integrated circuits", APPLIED PHYSICS LETTERS, 96(15), pp.154105~ (2010)
- Eiji Iwata, "High-Precision Chip Alignment Using Self-Assembly Technology for Three-Dimensional Integrated Circuit Applications", IEICE, 93-C(11), pp.493~ (2010)
- K.W. Lee, "3D hybrid integration technology of CMOS, MEMS and photonic circuits for opto-electronic heterogeneous integrated systems", IEEE Trans. Electron Devices (2011)