3-D Hetero-Integration Technologies for Multifunctional Convergence Systems
0
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
Since CMOS device scaling has stalled, three-dimensional (3-D) integration allows extending Moore`s law to ever high density, higher functionality, higher performance, and more diversed materials and devices to be integrated with lower cost. 3-D integration has many benefits such as increased multi-functionality, increased performance, increased data bandwidth, reduced power, small form factor, reduced packaging volume, because it vertically stacks multiple materials, technologies, and functional components such as processor, memory, sensors, logic, analog, and power ICs into one stacked chip. Anticipated applications start with memory, handheld devices, and high-performance computers and especially extend to multifunctional convengence systems such as cloud networking for internet of things, exascale computing for big data server, electrical vehicle system for future automotive, radioactivity safety system, energy harvesting system and, wireless implantable medical system by flexible heterogeneous integrations involving CMOS, MEMS, sensors and photonic circuits. However, heterogeneous integration of different functional devices has many technical challenges owing to various types of size, thickness, and substrate of different functional devices, because they were fabricated by different technologies. This paper describes new 3-D heterogeneous integration technologies of chip self-assembling stacking and 3-D heterogeneous opto-electronics integration, backside TSV fabrication developed by Tohoku University for multifunctional convergence systems. The paper introduce a high speed sensing, highly parallel processing image sensor system comprising a 3-D stacked image sensor with extremely fast signal sensing and processing speed and a 3-D stacked microprocessor with a self-test and self-repair function for autonomous driving assist fabricated by 3-D heterogeneous integration technologies.
Abstract
Since CMOS device scaling has stalled, three-dimensional (3-D) integration allows extending Moore`s law to ever high density, higher functionality, higher performance, and more diversed materials and devices to be integrated with lower cost. 3-D integration has many benefits such as increased multi-functionality, increased performance, increased data bandwidth, reduced power, small form factor, reduced packaging volume, because it vertically stacks multiple materials, technologies, and functional components such as processor, memory, sensors, logic, analog, and power ICs into one stacked chip. Anticipated applications start with memory, handheld devices, and high-performance computers and especially extend to multifunctional convengence systems such as cloud networking for internet of things, exascale computing for big data server, electrical vehicle system for future automotive, radioactivity safety system, energy harvesting system and, wireless implantable medical system by flexible heterogeneous integrations involving CMOS, MEMS, sensors and photonic circuits. However, heterogeneous integration of different functional devices has many technical challenges owing to various types of size, thickness, and substrate of different functional devices, because they were fabricated by different technologies. This paper describes new 3-D heterogeneous integration technologies of chip self-assembling stacking and 3-D heterogeneous opto-electronics integration, backside TSV fabrication developed by Tohoku University for multifunctional convergence systems. The paper introduce a high speed sensing, highly parallel processing image sensor system comprising a 3-D stacked image sensor with extremely fast signal sensing and processing speed and a 3-D stacked microprocessor with a self-test and self-repair function for autonomous driving assist fabricated by 3-D heterogeneous integration technologies.
참고문헌 (36)
- M. Koyanagi, "Roadblocks in Achieving Three-Dimensional LSI", Proc. 8th Symposium on Future Electron Devices, pp.50~ (1989)
- T. Kunio, "Three dimensional ICs, having four stacked active device layers", International Electron Devices Meeting (IEDM), pp.837~ (1989), IEEE
- M. Koyanagi, "Future system-on-silicon LSI chips", IEEE MICRO, 18(4), pp.17~ (1998)
- S. J. Souri, "Multiple Si layer ICs: Motivation, performance analysis, and design implications", Proc. 37th ACM Design Automation Conf, pp.873~ (2000)
- K. Banerjee, "3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration", Proceedings of the IEEE, 89(5), pp.602~ (2001)
- P. Ramm, "Interchip via technology for vertical system integration", Proc. International Interconnect Technology Conference (IITC), Burlingame, pp.160~ (2001), IEEE
- K. W. Lee, "The next generation package technology for higher performance and smaller systems", Proc. 3rd Int. Conf. 3D Architect. Semicond. Integr. Packag (2006)
- J.-Q. Lu, "3D Integration: Why, what, who, when?", Future Fab International, 23, pp.25~ (2007)
- A. V. Krishnamoorthy, "3-D Integration of MQW Modulators Over Active Submicron CMOS Circuits: 375 Mb", s Transimpedance Receiver- Transmitter Circuit, 1995, pp.7(11), 1288~[DOI]
- P. Dainesi, "3-D Integration Optoelectronics Devices for Telecommunication ICs", Int. Solid State Circuits Conference (ISSCC), pp.290~ (2002), IEEE
- A. Mekis, "Monolithic Integration of Photonic and Electronic Circuits in a CMOS Process", Optoelectronic Integrated Circuits X, 6897, pp.68970L~ (2008)
- Y. Vlasov, "High-throughput silicon nanophotonic deflection switch for on-chip optical networks", Optical Fiber Communication Conference, pp.24~ (2008), Optical Society of America (OSA)
- T. C. Chen, "Device Technology Innovation for Exascale Computing", Proc. VLSI Technology Symposium, pp.8~ (2009), IEEE
- M. J. Wolf, "Technologies for 3D Wafer Level Heterogeneous Integration", Design, Test, Integration and Packaging of MEMS, 2008, 123~[DOI]
- Y. A. Chapuis, "Alternative approach in 3D MEMS-IC integration using fluidic self-assembly techniques", J. Micromech. Microeng, 19(10), pp.105002~ (2009)
- N. Sillon, "New trends in wafer level packaging", Proc. International Interconnect Technology Conference (IITC), pp.211~ (2009), IEEE
- 이강욱, "슈퍼 칩 구현을 위한 헤테로집적화 기술", 마이크로전자 및 패키징학회지, 17(4), pp.1~9 (2010), 한국마이크로전자및패키징학회
- T. Fukushima, "New three-dimensional integration technology based on reconfigured wafer-on-wafer bonding technique", International Electron Devices Meeting (IEDM), pp.985~ (2007), IEEE
- T. Fukushima, "Three- Dimensional Integration Technology Based on Reconfigured Wafer-to-Wafer Stacking Using Self-Assembly Method", International Electron Devices Meeting (IEDM), pp.349~ (2009), IEEE
- T. Fukushima, "Non-Conductive Film and Compression Molding Technology for Self-Assembly-Based 3D Integration", Electronic Components and Technology Conference (ECTC), pp.393~ (2012), IEEE
- T. Fukushima, "3D Integration technologies using self-assembly and electrostatic temporary multichip bonding", Electrical Components Technology Conference (ECTC), pp.58~ (2013), IEEE
- J. Engström, "Meeting the Challenges of Future Automotive HMI Design: Overview of the AIDE Integrated Project", Proc. 4th European Congress on Intelligent Transportation Systems and Services (ITS) (2004)
- K.-W. Lee, "3D Heterogeneous Opto-Electronic Integration Technology for System-on-Silicon (SOS)", International Electron Devices Meeting Technical Digest (IEDM), pp.1~ (2009), IEEE
- K.-W. Lee, "Three-Dimensional Hybrid Integration Technology of CMOS, MEMS and Photonic Circuits for Opto-Electronic Heterogeneous Integrated Systems", Electron Devices, 58(3), pp.748~ (2011), IEEE
- K.-W. Lee, "Novel interconnection technology for heterogeneous integration of MEMS– LSI multi-chip module", Microsystem Technologies, 16(3), pp.441~ (2010)
- K.-W. Lee, "A Cavity Chip Interconnection Technology for Thick MEMS Chip Integration in MEMS-LSI Multi- Chip Module", IEEE Journal of Microelectromechanical Systems, 19(6), pp.1284~ (2010)
- A. Noriki, "Through-Silicon Photonic Via and Unidirectional Coupler for High-Speed Data Transmission in Optoelectronic 3-D LSI", IEEE Electron Device Letters, 33(2), pp.221~ (2012)
- K.-W. Lee, "Characterization of Chip-level Hetero-Integration Technology for High-Speed, Highly Parallel 3D Stacked Image Processing System", IEEE International Electron Devices Meeting (IEDM), San Francisco, pp.785~ (2012), IEEE
- K.-W. Lee, "A Resilient 3-D Stacked Multicore Processor Fabricated Using Die-Level 3-D Integration and Backside TSV Technologies", IEEE 64th Electronic Components and Technology Conference (ECTC), pp.304~ (2014)
- K. Kiyoyama, "A Parallel ADC for High Speed CMOS Image Processing System with 3D Structure", IEEE International 3D System Integration Conference (3DIC), pp.1~ (2009), IEEE
- K.-W. Lee, "Die-level 3-D Integration Technology for Rapid Prototyping of High Performance, Multi Functionality Hetero-Integrated Systems", IEEE Transactions on Electron Devices, 60(11), pp.3842~ (2013), IEEE
- H. Hashimoto, "Highly Efficient TSV Repair Technology for Resilient 3-D Stacked Multicore Processor System", IEEE International 3D System Integration Conference (3DIC), pp.1~ (2013), IEEE
- K.-W. Lee, "Highly dependable 3-D stacked multicore processor system module fabricated using reconfigured multichipon- wafer 3-D integration technology", International Electron Devices Meeting (IEDM), pp.28.6.1~ (2014), IEEE
- K.-W. Lee, "Characterization and Reliability of 3D LSI and SiP", IEEE International Electron Devices Meeting (IEDM), pp.7.2.1~ (2013), IEEE
- 박만석, "3D IC 열관리를 위한 TSV Liquid Cooling System", 마이크로전자 및 패키징학회지, 20(3), pp.1~6 (2013), 한국마이크로전자및패키징학회[DOI]
- 윤정원, "전기자동차용 고신뢰성 파워모듈 패키징 기술", 마이크로전자 및 패키징학회지, 21(4), pp.1~13 (2014), 한국마이크로전자및패키징학회[DOI]