IoT 적용을 위한 다종 소자 전자패키징 기술
Heterogeneous Device Packaging Technology for the Internet of Things Applications
0
조회
0
다운로드
7
인용
0
참고문헌
키워드
초록
The Internet of Things (IoT) is a new technology paradigm demanding one packaged system of various semiconductor and MEMS devices. Therefore, the development of electronic packaging technology with very high connectivity is essential for successful IoT applications. This paper discusses both fan-out wafer level packaging (FOWLP) and 3D stacking technologies to achieve the integrattion of heterogeneous devices for IoT. FOWLP has great advantages of high I/O density, high integration, and design flexibility, but ultra-fine pitch redistribution layer (RDL) and molding processes still remain as main challenges to resolve. 3D stacking is an emerging technology solving conventional packaging limits such as size, performance, cost, and scalability. Among various 3D stacking sequences wafer level via after bonding method will provide the highest connectivity with low cost. In addition substrates with ultra-thin thickness, ultra-fine pitch line/space, and low cost are required to improve system performance. The key substrate technologies are embedded trace, passive, and active substrates or ultra-thin coreless substrates.
Abstract
The Internet of Things (IoT) is a new technology paradigm demanding one packaged system of various semiconductor and MEMS devices. Therefore, the development of electronic packaging technology with very high connectivity is essential for successful IoT applications. This paper discusses both fan-out wafer level packaging (FOWLP) and 3D stacking technologies to achieve the integrattion of heterogeneous devices for IoT. FOWLP has great advantages of high I/O density, high integration, and design flexibility, but ultra-fine pitch redistribution layer (RDL) and molding processes still remain as main challenges to resolve. 3D stacking is an emerging technology solving conventional packaging limits such as size, performance, cost, and scalability. Among various 3D stacking sequences wafer level via after bonding method will provide the highest connectivity with low cost. In addition substrates with ultra-thin thickness, ultra-fine pitch line/space, and low cost are required to improve system performance. The key substrate technologies are embedded trace, passive, and active substrates or ultra-thin coreless substrates.
참고문헌 (35)
- "Overview of the Internet of Things(IoTs), FYG5100Lecture Note" (2013)[URL]
- "Internet of Things"[URL]
- W. Chen, "The challenges and opportunities of Advanced Packaging Materials", 12th ISMP-IAAC (2014)
- Internet of Things, "L. Srivastava", ITU, ~ (2005)
- "The Internet of Things, how the Next Evolution of the Internet Is Changing Everything" (2011)[URL]
- 주정민, "사물인터넷(IoT)에 관한 국내 연구 동향 분석", 정보화정책, 22(3), pp.3~15 (2015), 한국정보화진흥원
- I. Lee, "The Internet of Things (IoT): Applications, investments, and challenges for enterprises", Business Horizons, 58, pp.431~ (2015)
- J. H. Lau, "Semiconductors and packaging for the Internet of Things", Chip Scale Review, pp.25~ (2015)
- K. Suu, "High density packaging technology solution for smart ICT", IEEE Pan Pacific Microelectronics Symp, pp.1~ (2016)
- 박만석, "3D IC 열관리를 위한 TSV Liquid Cooling System", 마이크로전자 및 패키징학회지, 20(3), pp.1~6 (2013), 한국마이크로전자및패키징학회[DOI]
- 박만석, "고열유속 소자를 위한 칩 레벨 액체 냉각 연구", 마이크로전자 및 패키징학회지, 22(2), pp.27~31 (2015), 한국마이크로전자및패키징학회[DOI]
- Y. Jin, "Next Generation eWLB (embedded Wafer Level BGA) Packaging", IEEE 12th EPTC, pp.520~ (2010)
- H. Hayashi, "A novel wafer-level fanout package (WFOP™) applicable to 50 μm pad pitch interconnects", IEEE 13th EPTC, pp.730~ (2010)
- C. Liu, "High-performance integrated fan-out wafer-level packaging (InFO-WLP): technology and system integration", IEEE IEDM, pp.14.1.1~14.1.4 (2012)
- T. Meyer, "Embedded wafer level ball grid array (eWLB)", IEEE 10th EPTC, pp.994~ (2008)
- J. Azémar, "Fan-out packaging: what can explain such a great potential?", Chip Scale Review, pp.5~ (2015)
- S. Kroehnert, "Advancing fan-out wafer-level packaging for mobile applications", Chip Scale Review, pp.1~ (2015)
- S. W. Yoon, "Advanced wafer-level technology: enabling innovations in mobile, IoT and wearable electronics", Chip Scale Review, pp.54~ (2015)
- J. Knickerbocker, "Three dimensional silicon integration using fine pitch interconnection,silicon processing and silicon carrier packaging technology", Proc. IEEE Custom Integrated Circuits Conf, pp.659~ (2005)
- M. Koyanagi, "Heterogeneous 3D integration for internet of things", IEEE ICSITC, pp.1~ (2014)
- 3DIC and TSV Interconnects, "J. Yannou", Yole Development, ~ (2010)
- S. E. Kim, "Wafer level Cu-Cu direct bonding for 3D integration", Microelectron. Eng, 137, pp.158~ (2015)
- 조영학, "3D 적층 IC를 위한 웨이퍼 레벨 본딩 기술", 마이크로전자 및 패키징학회지, 20(1), pp.7~13 (2013), 한국마이크로전자및패키징학회[DOI]
- 강성근, "Fabrication and Challenges of Cu-to-Cu Wafer Bonding", 마이크로전자 및 패키징학회지, 19(2), pp.29~33 (2012), 한국마이크로전자및패키징학회[DOI]
- E. Kim, "Yield challenges in wafer stacking technology", Microelectron. Reliab, 48, pp.1102~ (2008)
- 김은경, "Wafer-to-Wafer Integration을 위한 생산수율 챌린지에 대한 연구", 마이크로전자 및 패키징학회지, 20(1), pp.1~5 (2013), 한국마이크로전자및패키징학회[DOI]
- M. J. Wolf, "3D Heterogeneous Integration as a Holistic Approach", 10th Int. Nanotech. Conf. Comm. Cooper (2014)
- S. E. Kim, "Etch stop layer for silicon (si) via etch in three-dimensional (3-d) wafer-to-wafer vertical stack", US patent No. 6,645,832, ~ (2003)
- "Sony's Stacked CMOS Image Sensor Solves All Existing Problems in One Stroke" (2012)[URL]
- S. Sukegawa, "A 1", 4-inch 8M pixel back-illuminated stacked CMOS image sensor, 2013, 484~
- R. Beica, "The growth of advanced packaging: Technology overview, applications and market trends", SEMICON, ~ (2015)
- D. Hu, "The requirement of future substrate", iNEMI Sub. &Packag. Tech. Workshop (2014)
- "Trends, Markets & Strategy Update" (2015)[URL]
- K. Lee, "Form factor and cost driven advanced package substrates for mobile and IoT applications", IEEE CSITC, 1 (2016)
- V. Sundaram, "Super high density two metal layer ultra thin organic substrates for next generation system-on-package (SOP), SIP and ultra-fine pitch flip-chip packages", 14th Pan Pacific Microelectron. Symp (2009)