Bumpless 접속 기술을 이용한 웨이퍼 레벨 3차원 적층 기술
3D Integration using Bumpless Wafer-on-Wafer (WOW) Technology
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
본 논문은 기존의 미세화 경향에 대한bumpless through-silicon via (TSV)를 적용한 웨이퍼 레벨3차원 적층기술과 그 장점에 대해 소개한다. 3차원 적층을 위한 박막화 공정, 본딩 공정, TSV 공정별로 문제점과 그 해결책에 대해자세히 설명하며, 특히 10 μm 이하로 박막화한 로직 디바이스의 특성 변화에 대한 결과를 보고한다. 웨이퍼 박막화 공정에서는 기계적 강도 변동 요인, 금속 불순물에 대한 gettering 대책에 대해 논의되며, 본딩 공정에서는 웨이퍼의 두께 균일도를 높이기 위한 방법에 대해 설명한다. TSV형성 공정에서는 누설 전류 발생 원인과 개선 방법을 소개한다. 마지막으로 본 기술을 적용한 3차원 디바이스에 대한 roadmap에 관해 논의할 것이다.
Abstract
This paper describes trends in conventional scaling compared with advanced technologies such as 3D integration (3DI) and bumpless through-silicon via (TSV) processes, as well as the characteristics of CMOS (Complementary Metal Oxide Semiconductor) Logic device after thinning the wafers to less than 10 μm. Each module process including thinning, stacking,and TSV, is optimized for 3D Wafer-on-Wafer (WOW) application. Optimization results are discussed with valuable data in detail. Since vertical wiring of bumpless TSV can be connected directly to the upper and lower substrates by self-alignment,bumps are not necessary when TSV interconnects are used.
참고문헌 (21)
- R. H. Dennard, "Design of Ion-Implanted MOSFET’s with Very Small Physical Dimensions", IEEE Journal of Solid-State Circuits, 9(5), pp.256~ (1974)
- M. Bohr, "Interconnect Scaling-The Real Limiter to High Performance ULSI", International Electron Devices Meeting Technical Digest (IEDM), pp.241~ (1995)
- Y. Taur, "CMOS Scaling into the Nanometer Regime", Proceedings of the IEEE, 85(4), pp.486~ (1997)
- Y. S. Kim, "Suppression of Defect Formation and Their Impact on Short Channel Effects and Drivability of pMOSFET with SiGe Source", Drain, 2006, 1~
- H. -S. Wong, "Beyond the Conventional Transistor", IBM Journal of Research and Development, 46(2), pp.133~ (2002)
- S. E. Thompson, "In Search of "Forever" Continued Transistor Scaling One New Material at a Time", IEEE Transactions on Semiconductor Manufacturing, 18(1), pp.26~ (2005)
- T. Ohba, "Bumpless Through-Dielectrics-Silicon-Via (TDSV) Technology for Wafer-Based Three-Dimensional Integration (3DI)", Electrochem. Soc. Trans., 44(1), pp.827~ (2012)
- D. Velenis, "Impact of 3D Design Choices on Manufacturing Cost", Proc. IEEE International Conference on 3D System Integration (2009), IEEE
- C. C. Liu, "Bridging the Processor-Memory Performance Gap with 3D IC Technology", IEEE Design and Test of Computers, 22(6), pp.556~ (2005)
- C. W. Kaanta, "Dual Damascene: A ULSI Wiring Technology", Proc. 8th International IEEE VLSI Multilevel Interconnection Conference, pp.144~ (1991), IEEE Electron Devices Society
- K. Hozawa, "Impact of Backside Cu Contamination in the 3D Integration", Proc. 2009 Symposium on VLSI Technology, pp.172~ (2009), IEEE
- Y. S. Kim, "Advanced Wafer Thinning Technology and Feasibility Test for 3D Integration", Microelectronic Engineering
- F. Laermer, "U.S. Patent No. 5,501,893", ~ (1994)
- H. Kitada, "Surface Micro Roughness-Induced Leakage Current in Through-Silicon Via Interconnects", Proc. 28th Annual Advanced Metallization Conference, pp.131~ (2011), CNSE[DOI]
- H. Kitada, "Stress Sensitivity Analysis on TSV Structure of Wafer-on-a-Wafer (WOW) by the Finite Element Method (FEM)", Proc. IEEE 2009 International Interconnect Technology Conference, pp.107~ (2009), IEEE Electron Devices Society
- S. Tominaga, "Hybrid Electrochemical Mechanical Planarization Process for Cu Dual-Damascene Through-Silicon Via Using Non-Contact Electrode Pad", Japanese Journal of Applied Physics, 49(5) (2010)
- T. Miyashita, "High-Performance and Low-Power Bulk Logic Platform Utilizing FET Specific Multiple-Stressors with Highly Enhanced Strain and Full-Porous Low-k Interconnects for 45-nm CMOS Technology", IEEE International Electron Devices Meeting (IEDM) Technical Digest, pp.251~ (2007)
- S. E. Thompson, "A Logic Nanotechnology Featuring Strained-Silicon", IEEE Electron Device Letters, 25(4), pp.191~ (2004)
- Y. S. Kim, "Ultra Thinning 300- mm Wafer down to 7-μm for 3D Wafer Integration on 45-nm Node CMOS Using Strained Silicon and Cu", Low-k Interconnects, 2009, 1~[DOI]
- N. Maeda, "Development of Sub 10-μm Ultra- Thinning Technology Using Device Wafers for 3D Manufacturing of Terabit Memory", 2010 Symposium on VLSI Technology (Digest of Technical Papers), pp.105~ (2010), IEEE Electron Devices Society (EDS)
- Y. S. Kim, "Hot Spot Cooling Evaluation Using Closed-Channel Cooling System (C3S) for MPU 3DI Application", 2011 Symposium on VLSI Technology (Digest of Technical Papers), pp.144~ (2011), IEEE Electron Devices Society (EDS)