3차원 적층 반도체에서의 열관리
Thermal Management on 3D Stacked IC
1
조회
0
다운로드
2
인용
0
참고문헌
키워드
초록
Thermal management becomes serious in 3D stacked IC because of higher heat flux, increased power generation, extreme hot spot, etc. In this paper, we reviewed the recent developments of thermal management for 3D stacked IC which is a promising candidate to keep Moore’s law continue. According to experimental and numerical simulation results, Cu TSV affected heat dissipation in a thin chip due to its high thermal conductivity and could be used as an efficient heat dissipation path. Other parameters like bumps, gap filling material also had effects on heat transfer between stacked ICs. Thermal aware circuit design was briefly discussed as well.
Abstract
Thermal management becomes serious in 3D stacked IC because of higher heat flux, increased power generation, extreme hot spot, etc. In this paper, we reviewed the recent developments of thermal management for 3D stacked IC which is a promising candidate to keep Moore’s law continue. According to experimental and numerical simulation results, Cu TSV affected heat dissipation in a thin chip due to its high thermal conductivity and could be used as an efficient heat dissipation path. Other parameters like bumps, gap filling material also had effects on heat transfer between stacked ICs. Thermal aware circuit design was briefly discussed as well.
참고문헌 (21)
- K. Hummler, "TSV and Cu-Cu Direct Bond Wafer and Package- Level Reliability", 2013 IEEE 63rd Electronic Components and Technology Conference (ECTC), pp.41~ (2013)
- M. Y. Tsai, "An investigation into warpages, stresses and keep-out zone in 3D through-silicon-via DRAM packages", Microelectronics Reliability, 54(12), pp.2898~ (2014)
- D. Liu, "Three-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art", Journal of Electronic Packaging, 136(1), pp.014001~ (2014)
- 조영학, "3D 적층 IC를 위한 웨이퍼 레벨 본딩 기술", 마이크로전자 및 패키징학회지, 20(1), pp.7~13 (2013), 한국마이크로전자및패키징학회[DOI]
- J. Jeong, "Thermal structure design for enhanced heat spreading in 3D ICs", 2013 IEEE TENCON Spring Conference, pp.544~ (2013)
- J. H. Lau, "Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration systemin- package (SiP)", Microelectronics Reliability, 52(11), pp.2660~ (2012)
- D. J. Frank, "Power-constrained CMOS scaling limits", IBM Journal of Research and Development, 46(2), pp.235~ (2002)
- Y. Shin, "Analysis of Thermal Effects of Through Silicon Via in 3D IC using Infrared Microscopy", IITC, 2015, ~
- 마준성, "3차원 적층 집적회로에서 구리 TSV가 열전달에 미치는 영향", 마이크로전자 및 패키징학회지, 21(3), pp.63~66 (2014), 한국마이크로전자및패키징학회[DOI]
- S. Cho, "Experimental demonstration of the effect of copper TPVs (Through package vias) on thermal performance of glass interposers", 2014 Electronic Components & Technology Conference, pp.1247~ (2014)
- B. Sung, "Thermal enhancement of stacked dies using thermal vias", Master, pp.2006
- G. Wielgoszewski, "Investigation of thermal effects in through-silicon vias using scanning thermal microscopy", Micron, 66, pp.63~ (2014)
- K. Yamada, "Analysis of temperature distribution in stacked IC with a thermal simulation and a specially designed test structure", International Conference on Electronics Packaging (ICEP), pp.724~ (2014)
- L. Choobineh, "Experimental Measurement of the Thermal Performance of a Two-Die 3D Integrated Circuit (3D IC)", Asme 2013 InterPACK, pp.1~ (2013)
- H. Oprins, "Numerical and experimental characterization of the thermal behavior of a packaged DRAMon- logic stack", IEEE 62nd Electronic Components and Technology Conference (ECTC), pp.1081~ (2012)
- K. Weide-Zaage, "Simulation in 3D integration and TSV", 2014 IEEE 5th Latin American Symposium on Circuits and Systems (LASCAS), pp.1~ (2014)
- Y. Pi, "Preliminary validation of entransy-based thermal management for 3D IC", 14th International Conference on Electronic Packaging Technology (ICEPT), pp.535~ (2013)
- A. Fourmigue, "Efficient transient thermal simulation of 3D ICs with liquid-cooling and through silicon vias", Design, Automation and Test in Europe Conference and Exhibition (DATE), pp.1~ (2014)
- L. Choobineh, "An explicit analytical model for rapid computation of temperature field in a three-dimensional integrated circuit (3D IC)", International Journal of Thermal Sciences, 87, pp.103~ (2015)
- J. S. Lan, "An analytical model for thermal failure analysis of 3D IC packaging", 15th international conference on Thermal, mechanical and multi-physics simulation and experiments in microelectronics and microsystems (eurosime), pp.1~ (2014)
- S. Melamed, "Method for back-annotating per-transistor power values onto 3D IC layouts to enable detailed thermal analysis", 2014 International Conference on Electronics Packaging (ICEP), pp.239~ (2014)