비휘발성 메모리 시스템을 위한 다양한 모니터링 비율 기반 적응형 파티션 캐시 교체 정책의 성능 분석
Performance Analysis of Adaptive Partition Cache Replacement using Various Monitoring Ratios for Non-volatile Memory Systems
1
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
In this paper, we propose an adaptive partition cache replacement policy and evaluate the performance of our scheme using various monitoring ratios to help lifetime extension of non-volatile main memory systems without performance degradation. The proposal combines conventional LRU (Least Recently Used) replacement policy and Early Eviction Zone (E2Z), which considers a dirty bit as well as LRU bits to select a candidate block. In particular, this paper shows the performance of non-volatile memory using various monitoring ratios and determines optimized monitoring ratio and partition size of E2Z for reducing the number of writebacks using cache hit counter logic and hit predictor. In the experiment evaluation, we showed that 1:128 combination provided the best results of writebacks and runtime, in terms of performance and complexity trade-off relation, and our proposal yielded up to 42% reduction of writebacks, compared with others.
Abstract
In this paper, we propose an adaptive partition cache replacement policy and evaluate the performance of our scheme using various monitoring ratios to help lifetime extension of non-volatile main memory systems without performance degradation. The proposal combines conventional LRU (Least Recently Used) replacement policy and Early Eviction Zone (E2Z), which considers a dirty bit as well as LRU bits to select a candidate block. In particular, this paper shows the performance of non-volatile memory using various monitoring ratios and determines optimized monitoring ratio and partition size of E2Z for reducing the number of writebacks using cache hit counter logic and hit predictor. In the experiment evaluation, we showed that 1:128 combination provided the best results of writebacks and runtime, in terms of performance and complexity trade-off relation, and our proposal yielded up to 42% reduction of writebacks, compared with others.
참고문헌 (21)
- Hongliang Yu, "Increasing Endurance and Security of Phase-Change Memory with Multi-Way Wear-Leveling", IEEE Transactions on Computers, 63(5), pp.1157~1168 (2014), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Moinuddin K. Qureshi, "Scalable high performance main memory system using phase-change memory technology", ACM SIGARCH Computer Architecture News, 37(3), pp.24~ (2009), Association for Computing Machinery (ACM)[DOI]
- Qureshi, Moinuddin K., "Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", Proceedings of the 42nd Annual IEEE, 2009, 14~23
- Nak Hee Seong, "Security refresh", ACM SIGARCH Computer Architecture News, 38(3), pp.383~ (2010), Association for Computing Machinery (ACM)[DOI]
- Yang, Byung-Do, "A low power phase-change random access memory using a data-comparison write scheme", 2007 IEEE International Symposium on Circuits and Systems, pp.3014~3017 (2007)
- Cho, Sangyeun, "Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance", 2009 42nd Annual IEEE, 2009, 347~357
- Ferreira, Alexandre P, "Increasing PCM main memory lifetime", Proceedings of the conference on design, automation and test in Europe. European Design and Automation Association, pp.914~919 (2010)
- Zhou, Miao, "Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems", ACM Transactions on Architecture and Code Optimization (TACO), 8(4) (2012)
- Wang, Zhe, "WADE: Writeback-aware dynamic cache management for NVM-based main memory system", ACM Transactions on Architecture and Code Optimization (TACO), 10(4) (2013)
- Pablo Abad, "AC-WAR: Architecting the Cache Hierarchy to Improve the Lifetime of a Non-Volatile Endurance-Limited Main Memory", IEEE Transactions on Parallel and Distributed Systems, 27(1), pp.66~77 (2016), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Torres, Lionel, "Trends on the application of emerging nonvolatile memory to processors and programmable devices", 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), pp.101~104 (2013)
- Sparsh Mittal, "A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems", IEEE Transactions on Parallel and Distributed Systems, 27(5), pp.1537~1550 (2016), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Sparsh Mittal, "A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches", IEEE Transactions on Parallel and Distributed Systems, 26(6), pp.1524~1537 (2015), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Fei Xia, "A Survey of Phase Change Memory Systems", Journal of Computer Science and Technology, 30(1), pp.121~144 (2015), Springer Nature[DOI]
- Soyoon Lee, "CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures", IEEE Transactions on Computers, 63(9), pp.2187~2200 (2014), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Aamer Jaleel, "High performance cache replacement using re-reference interval prediction (RRIP)", ACM SIGARCH Computer Architecture News, 38(3), pp.60~ (2010), Association for Computing Machinery (ACM)[DOI]
- 황상호, "Adaptive Writeback-aware Cache Management Policy for Lifetime Extension of Non-volatile Memory", JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 17(4), pp.514~523 (2017), 대한전자공학회
- Milo M. K. Martin, "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset", ACM SIGARCH Computer Architecture News, 33(4), pp.92~ (2005), Association for Computing Machinery (ACM)[DOI]
- J. L. Henning, "Spec cpu2006 benchmark descriptions", ACM SIGARCH Computer Architecture News, 34(4), pp.1~17 (2006)
- 황상호, "CL 트리: 낸드 플래시 시스템에서 캐시 색인 리스트를 활용하는 B+ 트리", 한국컴퓨터정보학회논문지, 20(4), pp.1~10 (2015), 한국컴퓨터정보학회
- 김선환, "낸드 플래시 메모리 시스템에서 샘플링 기반 BET를 활용한 마모도 평준화 기법", 한국컴퓨터정보학회논문지, 22(5), pp.1~9 (2017), 한국컴퓨터정보학회[DOI]