최신성과 빈도 기반의 다중 메모리 관리 기법
Recency and Frequency based Page Management on Hybrid Main Memory
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
In this paper, we propose a new page replacement policy using recency and frequency on hybrid main memory. The proposal has two features. First, when a page fault occurs in the main memory, the proposal allocates it to DRAM, regardless of operation types such as read or write. The page allocated by the page fault is likely to be high probability of re-reference in the near future. Our allocation can reduce the frequency of write operations in PCM. Second, if the write operations are frequently performed on pages of PCM, the pages are migrated from PCM to DRAM. Otherwise, the pages are maintained in PCM, to reduce the number of unnecessary page migrations from PCM. In our experiments, the proposal reduced the number of page migrations from PCM about 32.12% on average and reduced the number of write operations in PCM about 44.64% on average, compared to CLOCK-DWF. Moreover, the proposal reduced the energy consumption about 15.61%, and 3.04%, compared to other page replacement policies.
Abstract
In this paper, we propose a new page replacement policy using recency and frequency on hybrid main memory. The proposal has two features. First, when a page fault occurs in the main memory, the proposal allocates it to DRAM, regardless of operation types such as read or write. The page allocated by the page fault is likely to be high probability of re-reference in the near future. Our allocation can reduce the frequency of write operations in PCM. Second, if the write operations are frequently performed on pages of PCM, the pages are migrated from PCM to DRAM. Otherwise, the pages are maintained in PCM, to reduce the number of unnecessary page migrations from PCM. In our experiments, the proposal reduced the number of page migrations from PCM about 32.12% on average and reduced the number of write operations in PCM about 44.64% on average, compared to CLOCK-DWF. Moreover, the proposal reduced the energy consumption about 15.61%, and 3.04%, compared to other page replacement policies.
참고문헌 (29)
- Dhiman. G, "PDRAM: a hybrid PRAM and DRAM main memory system", DAC'09, 46th ACM, 2009, 664~669
- International Roadmap Committee, "International technology roadmap for semiconductors", ~ (2008)
- Ping Zhou, "A durable and energy efficient main memory using phase change memory technology", ACM SIGARCH Computer Architecture News, 37(3), pp.14~ (2009), Association for Computing Machinery (ACM)[DOI]
- Moinuddin K. Qureshi, "Scalable high performance main memory system using phase-change memory technology", ACM SIGARCH Computer Architecture News, 37(3), pp.24~ (2009), Association for Computing Machinery (ACM)[DOI]
- Qureshi. M. K, "Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", Proceedings of the 42nd Annual IEEE, 2009, 14~23
- Ferreira. A. P, "Increasing PCM main memory lifetime", Proceedings of the conference on design, automation and test in Europe. European Design and Automation Association, pp.914~919 (2010)
- Linbo Long, "A compiler assisted wear leveling for morphable PCM in embedded systems", Journal of Systems Architecture, 71, pp.32~43 (2016), Elsevier BV[DOI]
- Hoda Aghaei Khouzani, "Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36(9), pp.1458~1470 (2017), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Shirinzadeh, Saeideh, "Endurance management for resistive Logic-In-Memory computing architectures", 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.1092~1097 (2017)
- Hongliang Yu, "Increasing Endurance and Security of Phase-Change Memory with Multi-Way Wear-Leveling", IEEE Transactions on Computers, 63(5), pp.1157~1168 (2014), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Hongliang Yu, "Increasing Endurance and Security of Phase-Change Memory with Multi-Way Wear-Leveling", IEEE Transactions on Computers, 63(5), pp.1157~1168 (2014), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Fei Xia, "A Survey of Phase Change Memory Systems", Journal of Computer Science and Technology, 30(1), pp.121~144 (2015), Springer Nature[DOI]
- Mittal. S. A, "survey of power management techniques for phase change memory", Memory, 41(1), pp.1223~ (2015)
- Jiang. S, "LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance", ACM SIGMETRICS Performance Evaluation Review, 30(11), pp.31~42 (2002)
- Megiddo. N, "ARC: A Self-Tuning, Low Overhead Replacement Cache", FAST, 3, pp.115~130 (2003)
- Bansal. S, "CAR: Clock with Adaptive Replacement", FAST, 4, pp.187~200 (2004)
- Jiang. S, "CLOCK-Pro: An Effective Improvement of the CLOCK Replacement", USENIX Annual Technical Conference, pp.323~336 (2005)
- Soyoon Lee, "CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures", IEEE Transactions on Computers, 63(9), pp.2187~2200 (2014), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- S. Raoux, "Phase-change random access memory: A scalable technology", IBM Journal of Research and Development, 52(4.5), pp.465~479 (2008), IBM[DOI]
- Lee. B. C, "Architecting phase change memory as a scalable dram alternative", ACM SIGARCH Computer Architecture News, 37(3), pp.2~13 (2009)
- Yang. B. D, "A low power phase-change random access memory using a data-comparison write scheme", 2007 IEEE International Symposium on Circuits and Systems, pp.3014~3017 (2007)
- Cho. S, "Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance", 2009 42nd Annual IEEE, 2009, 347~357
- Zhao. M, "Leveling to the last mile: Near-zero-cost bit level wear leveling for PCM-based main memory", 2014 IEEE 32nd International Conference on Computer Design (ICCD), pp.16~21 (2014)
- Corbato. F. J, "A paging experiment with the multics system (No. MAC-M-384)" (1968), MASSACHUSETTS INST OF TECH CAMBRIDGE PROJECT MAC
- Binkert. N, "The gem5 simulator", ACM SIGARCH Computer Architecture News, 39(22), pp.1~7 (2011)
- Binkert. N. L, "The M5 simulator: Modeling networked systems", IEEE Micro, 26(4), pp.52~60 (2006)
- Milo M. K. Martin, "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset", ACM SIGARCH Computer Architecture News, 33(4), pp.92~ (2005), Association for Computing Machinery (ACM)[DOI]
- Henning. J. L, "SPEC CPU2006 benchmark descriptions", ACM SIGARCH Computer Architecture News, 34(4), pp.1~17 (2006)
- Aashish Phansalkar, "Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite", ACM SIGARCH Computer Architecture News, 35(2), pp.412~ (2007), Association for Computing Machinery (ACM)[DOI]