DRAM&PCM 하이브리드 메모리 시스템을 위한 능동적 페이지 교체 정책
Active Page Replacement Policy for DRAM & PCM Hybrid Memory System
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
Phase Change Memory(PCM) with low power consumption and high integration attracts attention as a next generation nonvolatile memory replacing DRAM. However, there is a problem that PCM has long latency and high energy consumption due to the writing operation. The PCM & DRAM hybrid memory structure is a fruitful structure that can overcome the disadvantages of such PCM. However, the page replacement algorithm is important, because these structures use two memory of different characteristics. The purpose of this document is to effectively manage pages that can be referenced in memory, taking into account the characteristics of DRAM and PCM. In order to manage these pages, this paper proposes an page replacement algorithm based on frequently accessed and recently paged. According to our simulation, the proposed algorithm for the DRAM&PCM hybrid can reduce the energy-delay product by around 10%, compared with Clock-DWF and CLOCK-HM.
Abstract
Phase Change Memory(PCM) with low power consumption and high integration attracts attention as a next generation nonvolatile memory replacing DRAM. However, there is a problem that PCM has long latency and high energy consumption due to the writing operation. The PCM & DRAM hybrid memory structure is a fruitful structure that can overcome the disadvantages of such PCM. However, the page replacement algorithm is important, because these structures use two memory of different characteristics. The purpose of this document is to effectively manage pages that can be referenced in memory, taking into account the characteristics of DRAM and PCM. In order to manage these pages, this paper proposes an page replacement algorithm based on frequently accessed and recently paged. According to our simulation, the proposed algorithm for the DRAM&PCM hybrid can reduce the energy-delay product by around 10%, compared with Clock-DWF and CLOCK-HM.
참고문헌 (14)
- 박태진, "병렬 TLC STT-MRAM 기반 대용량 LLC 설계", 한국정보기술학회논문지, 15(12), pp.77~89 (2017), 한국정보기술학회[DOI]
- P. P. Palangappa, "WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory", IEEE Transactions on Computers, 65(4), pp.1025~1040 (2016)
- A. Awad, "Non-volatile memory host controller interface performance analysis in high-performance I", O systems, 2015, 145~153
- J.C. Mogul, "Operation system support for NVM+DRAM hybrid main memory", HotOS' 09 Proceedings of the 12th conference on Hot topics in operating systems, pp.4~14 (2009)
- H. Seok, "Efficient Page Caching Algorithm With Prediction and Migration for a Hybrid Main Memory", ACM, SIGAPP Applied Computing Review, 11(4), pp.38~48 (2011)
- S. I. Jang, "Data Classification Management With its Interfacing Structure for Hybrid SLC", MLC PRAM Main Memory, 2015, pp.58(11), 2852~2863
- S. Y. Lee, "CLOCK-DWF : A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures", IEEE Transactions on Computers, 63(9), pp.2187~2200 (2014)
- X. Cai, "A Novel Page Caching Policy for PCM and DRAM of Hybrid Memory Architecture", Proceedings of 13th ICESS, pp.67~73 (2016)
- 김경민, "WAP-LRU : 플래시 스토리지 시스템에서 쓰기 패턴 분석 기반의 하이브리드 디스크 버퍼 관리 기법", 대한임베디드공학회논문지, 13(3), pp.151~160 (2018), 대한임베디드공학회[DOI]
- M. K. Qureshi, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology", Proceedings of the 36th annual international symposium on Computer architecture, pp.24~33 (2009)
- K. Y. Park, "Selective Data Buffering Module for Unified Hybrid Storage System", Proceedings of 14th International Conference on Computer and Information Science, pp.173~178 (2015)
- C. Chen J. An, "DRAM Write-only-cache for Improving Lifetime of Phase Change Memo ry", Proceedings of International Midwest Symposium on Circuits and Systems, pp.1~4 (2016)
- N. Nethercote, "Valgrind : A Program Supervision Framwork", Elsevier Electonc Notes in Theoretical Computer Science, 89(2), pp.44~66 (2003)
- "Phase Change Memory: A new Memory Technology to Enable new Memory Usage Models"[URL]