지역성을 이용한 하이브리드 메모리 페이지 교체 정책
Page Replacement Policy of DRAM&PCM Hybrid Memory Using Two Locality
1
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
To replace conventional DRAM, many researches have been done on nonvolatile memories. The DRAM&PCM hybrid memory is one of the effective structure because it can utilize an advantage of DRAM and PCM. However, in order to use this characteristics, pages can be replaced frequently between DRAM and PCM. Therefore, PCM still has major problem that has write-limits. Therefore, it needs an effective page management method for exploiting each memory characteristics dynamically and adaptively. So we aim reducing an average access time and write count of PCM by utilizing two locality for an effective page replacement. We proposed a page selection algorithm which is recently requested to write in DRAM and an algorithm witch uses two locality in PCM. According to our simulation, the proposed algorithm for the DRAM&PCM hybrid can reduce the PCM write count by around 22% and the average access time by 31% given the same PCM size, compared with CLOCK-DWF algorithm.
Abstract
To replace conventional DRAM, many researches have been done on nonvolatile memories. The DRAM&PCM hybrid memory is one of the effective structure because it can utilize an advantage of DRAM and PCM. However, in order to use this characteristics, pages can be replaced frequently between DRAM and PCM. Therefore, PCM still has major problem that has write-limits. Therefore, it needs an effective page management method for exploiting each memory characteristics dynamically and adaptively. So we aim reducing an average access time and write count of PCM by utilizing two locality for an effective page replacement. We proposed a page selection algorithm which is recently requested to write in DRAM and an algorithm witch uses two locality in PCM. According to our simulation, the proposed algorithm for the DRAM&PCM hybrid can reduce the PCM write count by around 22% and the average access time by 31% given the same PCM size, compared with CLOCK-DWF algorithm.
참고문헌 (14)
- "Next Generation Nonvolatile Memory Semiconductor Technology Trend"[URL]
- Y. Xie, "Future Memory and Interconnect Technologies", Proceedings of Design, Automation and test in Europe Conference and .Exhibition, pp.964~969 (2013)
- S. Mittal, "A Survey of Software Techniques for Using Non-volatile Memoryes for Storage and Main Memory Systems", IEEE Transactions on Parallel and Distributed Systems, 27(5), pp.1537~1550 (2016)
- 정보성, "저전력 NAND 플래시 메모리를 위한 필터 버퍼의 효율성 분석", 대한임베디드공학회논문지, 7(4), pp.201~207 (2012), 대한임베디드공학회
- A. N. Jacobvite, "Coset Coding to Extend the Lifetime of Memory", Proceedings of IEEE International Symposium on High Performance Computer Architecture, pp.222~233 (2013)
- R. Maddah, "CAFO: Cost Aware Flip Optimization for Asymmetric Memoryes", Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture, pp.320~330 (2015)
- S. Im, "Differentiated Space Allocation for Wear Leveling on Phase-change Memory-based Storage Device", IEEE Transactions on Consumer Electronics, 60(1), pp.45~51 (2014)
- M. K. Qureshi, "Scalable High Performance Main Memory System Using Phase Change Memory Technology", ACM SIGARCH Computer Architecture News, 37(3), pp.24~33 (2009)
- K. Park, "Selective Data Buffering Module for Unified Hybrid Storage System", Proceedings of the IEEE, 2015, 173~178
- G. Dhiman, "PDRAM:A Hybrid PRAM and DRAM Main Memory System", Proceedings of Design Automation Conference, pp.664~669 (2009)
- S. Lee, "CLOCKDWF:A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architecture", IEEE Transactions on Computers, 63(9), pp.2187~2200 (2013)
- M. Lee, "M-CLOCK:Migration-optimized Page Replacement Algorithm for Hybrid DRAM and PCM Memory Architecture", Proceedings of the ACM Symposium on Applied Computing, pp.2001~2006 (2015)
- N. Nethercote, "Valgrind: A Program Supervision Framwork", Elsevier Electonc Notes in Theoretical Computer Science, 89(2), pp.44~66 (2003)
- "HD Tune Pro"[URL]