낮은 쓰기 성능을 갖는 비휘발성 메인 메모리 시스템을 위한 성능 및 에너지 최적화 기법
Performance and Energy Optimization for Low-Write Performance Non-volatile Main Memory Systems
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
Non-volatile RAM devices have been increasingly viewed as an alternative of DRAM main memory system. However some technologies including phase-change memory (PCM) are still suffering from relatively poor write performance as well as limited endurance. In this paper, we introduce a proactive last-level cache management to efficiently hide a low write performance of non-volatile main memory systems. The proposed method significantly reduces the cache miss penalty by proactively evicting the part of cachelines when the non-volatile main memory system is in idle state. Our trace-driven simulation demonstrates 24% performance enhancement, compared with a conventional LRU cache management, on the average.
Abstract
Non-volatile RAM devices have been increasingly viewed as an alternative of DRAM main memory system. However some technologies including phase-change memory (PCM) are still suffering from relatively poor write performance as well as limited endurance. In this paper, we introduce a proactive last-level cache management to efficiently hide a low write performance of non-volatile main memory systems. The proposed method significantly reduces the cache miss penalty by proactively evicting the part of cachelines when the non-volatile main memory system is in idle state. Our trace-driven simulation demonstrates 24% performance enhancement, compared with a conventional LRU cache management, on the average.
참고문헌 (16)
- R. F. Freitas, "Storage-class memory : the Next Storage System Technology", Journal of Research and Development, 52(4, pp.5) (2008), 439~447
- T. Nirschl, "Write Strategies for 2 and 4-bit Multi-level Phase-change Memory", Proceedings of the IEEE International Electron Device Meeting, pp.461~464 (2007)
- M. K. Qureshi, "Morphable Memory System : a Roust Architecture for Exploiting Multi-level Phase Change Memories", Proceedings of International Symposium on Computer Architecture, pp.154~162 (2010)
- 정보성, "고성능 PCM&DRAM 하이브리드 메모리 시스템", 대한임베디드공학회논문지, 11(2), pp.117~123 (2016), 대한임베디드공학회[DOI]
- G. Dhiman, "PDRAM: a Hybrid PRAM and DRAM Main Memory System", Proceedings of the 46th Annual Design Automation Conference, pp.464~469 (2009)
- S. Lee, "CLOCK-DWF : A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures", IEEE Transactions on Computers, 63(9), pp.2187~2200 (2014)
- X. Cai, "A Novel Page Caching Policy for PCM and DRAM of Hybrid Memory Architecture", 13th International Conference on Embedded Software and Systems (ICESS), pp.67~73 (2016)
- M. K. Qureshi, "mproving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing", International Symposium On High- Performance Computer Architecture (2010)
- M. K. Qureshi, "Scalable High Performance Main Memory System Using Phase-change Memory Technology", International Symposium on Computer Architecture (2009)
- S. Baek, ""Designing Hybrid DRAM", PCM Main Memory Systems Utilizing Dual-Phase Compression, 2014, pp.20(1), ~
- S. Raoux, "Phase-change Random Access Memory: a Scalable Technology", IBM Journal of Research and Development, 52(4, pp.5) (2008), 465~479
- P. S. Magnsusson, "Simics : a Full System Simulation Platform", Computer, 35(2), pp.50~58 (2002)
- S. Kang W. Cho, "A 0. 1", spl mu, International Solid-State Circuits Conference, pp.2006[DOI]
- A. P. Ferreira, "Using PCM in Next-generation Embedded Space Applications", IEEE Real-Time and Embedded Technology and Applications Symposium (2010)
- Samsung Electronics, "DDR2 registered SDRAM module, M393T5160QZA, Datasheet저전력 시스템", ~
- C. Bienia, "The PARSEC Benchmark Suite : Characterization and Architecture Implications", Proceedings of the International Conference on Parallel Architectures and Compilation Technique, pp.50~58 (2002)