Fabrication and Challenges of Cu-to-Cu Wafer Bonding
0
조회
0
다운로드
12
인용
0
참고문헌
키워드
초록
The demand for 3D wafer level integration has been increasing significantly. Although many technical challenges of wafer stacking are still remaining, wafer stacking is a key technology for 3D integration due to a high volume manufacturing, smaller package size, low cost, and no need for known good die. Among several new process techniques Cu-to-Cu wafer bonding is the key process to be optimized for the high density and high performance IC manufacturing. In this study two main challenges for Cu-to-Cu wafer bonding were evaluated: misalignment and bond quality of bonded wafers. It is demonstrated that the misalignment in a bonded wafer was mainly due to a physical movement of spacer removal step and the bond quality was significantly dependent on Cu bump dishing and oxide erosion by Cu CMP.
Abstract
The demand for 3D wafer level integration has been increasing significantly. Although many technical challenges of wafer stacking are still remaining, wafer stacking is a key technology for 3D integration due to a high volume manufacturing, smaller package size, low cost, and no need for known good die. Among several new process techniques Cu-to-Cu wafer bonding is the key process to be optimized for the high density and high performance IC manufacturing. In this study two main challenges for Cu-to-Cu wafer bonding were evaluated: misalignment and bond quality of bonded wafers. It is demonstrated that the misalignment in a bonded wafer was mainly due to a physical movement of spacer removal step and the bond quality was significantly dependent on Cu bump dishing and oxide erosion by Cu CMP.
참고문헌 (14)
- 김사라은경, "3D Wafer Stacking Technology", MRS, pp.29~36 (2002)
- P. Morrow, "Wafer-Level 3D Interconnects Via Cu Bonding", Proc. 21st Adv. Metallization Conference (AMC), pp.125~ (2004)
- J. Balachandran, "Wafer-Level Package Interconnect Options", VLSI, 14(6), pp.654~ (2006)
- M. Koyanagi, "3D LSI Technology and Wafer-level Stack", Proc. 2nd International Symposium on Microelectronics and Packaging (ISMP), pp.103~ (2003), The Korean Microelectronics and Packaging Society
- P. R. Morrow, "Three-Dimensional Wafer Stacking Via Cu– Cu Bonding Integrated With 65-nm Strained-Si", Low-k CMOS Technology, 2006, pp.27(5), 335~
- Y. Kim, "Wafer warpage analysis of stacked wafers for 3D integration", MICROELECTRONIC ENGINEERING, 89, pp.46~49 (2012), ELSEVIER SCIENCE BV
- Y. Kim, "Study of thinned Si wafer warpage in 3D stacked wafers", MICROELECTRONICS RELIABILITY, 50(12), pp.1988~1993 (2010), PERGAMON-ELSEVIER SCIENCE LTD
- W. Ruythooren, "Cu-Cu Bonding Alternative to Solder based Micro-Bumping", Proc. 9th Electronics Packaging Technology Conference(EPTC), pp.315~ (2007), IEEE
- L. Peng, "Fabrication and characterization of bump-less Cu-Cu bonding by wafer-on-wafer stacking for 3D IC", Proc. 12th Electronics Packaging Technology Conference(EPTC), pp.787~ (2010), IEEE
- C. S. Tan, "Multi-layer silicon layer stacking based on copper wafer bonding", Electrochemical and solidstate letters, 8(6), pp.147~ (2005)
- Y-S Tang, "Wafer-level Cu–Cu bonding technology", Microelectronics Reliability, 52(2), pp.312~ (2012)
- H. W. Zeij, "Alignment and Overlay Characterization for 3D Integration and Advanced Packaging", Proc. 11th Electronics Packaging Technology Conference (EPTC), pp.447~ (2009), IEEE
- J-W Kim, "Effect of HF", H2SO4 Pretreatment on Interfacial Adhesion Energy of Cu- Cu Direct Bonds, 2012, pp.89, 42~
- 김재원, "4-point bending test system을 이용한 Cu-Cu 열 압착 접합 특성 평가", 마이크로전자 및 패키징학회지, 18(4), pp.11~18 (2011), 한국마이크로전자및패키징학회