Optimizing CML-CMOS Converter Through Sizing Transistors for Producing 50% Duty Square Wave
2
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
The current-mode logic (CML) circuits are widely used in several ICs for its low power dissipation and high speed performance. As the analog and digital mixed ICs are widely used, this implies great advantage of CML circuits. A drawback of the CML circuit is its less robustness of noises than static CMOS circuits because of its small signal swing. Thus, combined application of CML and static CMOS circuits in a single IC is inevitable, and also the CML-CMOS converter is important to combine them together in a chip. In this paper, by sizing transistors of a comparator, the CML-CMOS converter accomplishes the rail-to-rail output signal with 50.14% duty cycle. Rising/falling time of the output signal are lessened by 87.3~90% compared with input CML signal. D-Q delay of the comparator is optimized by 216~239ps.
Abstract
The current-mode logic (CML) circuits are widely used in several ICs for its low power dissipation and high speed performance. As the analog and digital mixed ICs are widely used, this implies great advantage of CML circuits. A drawback of the CML circuit is its less robustness of noises than static CMOS circuits because of its small signal swing. Thus, combined application of CML and static CMOS circuits in a single IC is inevitable, and also the CML-CMOS converter is important to combine them together in a chip. In this paper, by sizing transistors of a comparator, the CML-CMOS converter accomplishes the rail-to-rail output signal with 50.14% duty cycle. Rising/falling time of the output signal are lessened by 87.3~90% compared with input CML signal. D-Q delay of the comparator is optimized by 216~239ps.
참고문헌 (10)
- Y. Han, "A Self-Calibration Technique for On-Chip Precise Clock Generator", IEEE Transactions on Circuits and Systems II: Express Briefs, 62(12), pp.1114~1118 (2015)
- C. Chung, "A Low-Cost Low-Power All-Digital Spread-Spectrum Clock Generator", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(5), pp.983~987 (2015)
- M. M. Khafaji, "A 4×45 Gb", s Two-Tap FFE VCSEL Driver in 14-nm FinFET CMOS Suitable for Burst Mode Operation, 2018, pp.53(9), 2686~2695
- Y. Zhang, "An Analysis of Power Dissipation Analysis and Power Dissipation optimization Methods in Digital Chip Layout Design", 2019 IEEE 19th International Conference on Communication Technology (ICCT), pp.1468~1471 (2019)
- R. Daryani, "A New Technique of Designing Low Power, Low Voltage MOS CML Circuits by using Modifications in the PDN", 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), pp.856~859 (2019)
- Xuelin Zhang, "A novel CML latch for ultra high speed applications", 2014 IEEE International Conference on Electron Devices and Solid-State Circuits, pp.1~2 (2014)
- J. K. Kim, "High-speed current-mode logic amplifier using positive feedback and feed-forward source-follower techniques for high-speed CMOS I", O buffer, 2005, pp.40(3), 796~802
- R. Noguchi, "A 25-Gb", s Low-Power Clock and Data Recovery with an Active-Stabilizing CML-CMOS Conversion, 2018 (2018), 49~52
- Behzad Razavi, "Design of Analog CMOS Integrated Circuits", pp.509~512 (2016), McGraw-Hill, inc
- R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation", pp.627~630 (2010), Wiley-IEEE Press