Application of Current Mode Signal Processing: ADC
2
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
In this paper, a low power current mode 12-bit ADC (Analog to Digital Converter) is proposed to mix digital circuits and analog circuits with the advantages of low power consumption and high speed operation. The proposed 12 bit ADC is implemented by using 4-bit ADC in a cascade structure, so its power consumption can be reduced, and the chip area can be reduced by using a conversion current transfer circuit. Error of the reference current, which is caused by the current mismatch in the reference current transfer and the conversion current transfer is about 4.19 μA. The proposed 12-bit ADC is implemented with SK Hynix 350nm 5metal 1poly process, and post-layout simulation is performed using Cadence MMSIM. It operates at a supply voltage of 3.3V and the area of the proposed circuit is 318μm × 514μm. In addition, the ADC shows the possibility of operating with low power consumption of 3.4mW average power consumption in this paper.
Abstract
In this paper, a low power current mode 12-bit ADC (Analog to Digital Converter) is proposed to mix digital circuits and analog circuits with the advantages of low power consumption and high speed operation. The proposed 12 bit ADC is implemented by using 4-bit ADC in a cascade structure, so its power consumption can be reduced, and the chip area can be reduced by using a conversion current transfer circuit. Error of the reference current, which is caused by the current mismatch in the reference current transfer and the conversion current transfer is about 4.19 μA. The proposed 12-bit ADC is implemented with SK Hynix 350nm 5metal 1poly process, and post-layout simulation is performed using Cadence MMSIM. It operates at a supply voltage of 3.3V and the area of the proposed circuit is 318μm × 514μm. In addition, the ADC shows the possibility of operating with low power consumption of 3.4mW average power consumption in this paper.
참고문헌 (10)
- P. Dudek, "A CMOS General-Purpose Sampled-Data Analog Processing Element", IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, 47(5), pp.467~ (2000)
- 여성대, "Voltage Scaling 기반의 저전력 전류메모리 회로 설계", 한국전자통신학회 논문지, 11(2), pp.159~164 (2016), 한국전자통신학회
- A. M. A. Ali, "A 14Bit 1GS", s RF Sampling Pipelined ADC With Background Calibration, 2014, pp.49(12), 2857~
- D. Patidar, "Design And Simulation Of 10-Bit Pipeline Adc Using Switch Capacitor Circuit And Opamp Sharing In 0.25 CMOS Technology at 2.5V", International Journal of Engineering Trends and Technology, 43(3), pp.151~ (2017)
- 채용웅, "영전압스위칭의 위상천이방식", 한국전자통신학회 논문지, 13(6), pp.1177~1182 (2018), 한국전자통신학회[DOI]
- 김병욱, "선형 캐스코드 전류모드 적분기", 한국전자통신학회 논문지, 8(10), pp.1477~1483 (2013), 한국전자통신학회
- 채용웅, "아날로그메모리를 이용한 플레쉬 ADC", 한국전자통신학회 논문지, 6(4), pp.545~552 (2011), 한국전자통신학회
- A. S. Sedra, "Microelectronic Circuits", pp.252~ (2015), Oxford University Press
- H. Salah, "Behavioral Non-Ideal Model of 8-Bit Current-Mode Successive Approximation Registers ADC by Using Simulink", International Journal of u-and e-Service, Science and Technology, 8(3), pp.86~ (2014)
- D. G. Nairn, "Current-Mode Algorithmic Analog-to-Digital Converters", IEEE Journal of Solid-State Circuits, 25(4), pp.998~ (1990)