An Evaluation and Comparison of State-of-the-Art Flip-Flops for Low-Power Applications
2
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
Flip-Flop (FF) is the basic block of sequential digital circuits, which has a significant impact on the speed, power, and stability of digital systems. Reducing the power consumption of FFs is an attractive solution for attaining good energy efficiency of digital systems. However, the conventional TGFF (Transmission-gate flip-flop) consumes excessive dynamic power at clock inverters even though the data transition does not occur. To eliminate redundant clock transitions, some techniques are applied. This paper analyzes and compares recently published low-power FFs in 65 nm CMOS.
Abstract
Flip-Flop (FF) is the basic block of sequential digital circuits, which has a significant impact on the speed, power, and stability of digital systems. Reducing the power consumption of FFs is an attractive solution for attaining good energy efficiency of digital systems. However, the conventional TGFF (Transmission-gate flip-flop) consumes excessive dynamic power at clock inverters even though the data transition does not occur. To eliminate redundant clock transitions, some techniques are applied. This paper analyzes and compares recently published low-power FFs in 65 nm CMOS.
참고문헌 (12)
- L. Atzori, "The Internet of Things : A survey", Comput. Netw, 54(15), pp.2787~2805 (2010)
- J. L. Shin, "The next generation 64b SPARC core in a T4 SoC processor", IEEE J. Solid-State Circuits, 48(1), pp.82~90 (2013)
- V. Stojanovic, "Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems", IEEE J. Solid-State Circuits, 34(4), pp.536~548 (1999)
- M. Alioto, "Variations in Nanometer CMOS Flip-Flops : Part I—Impact of Process Variations on Timing", IEEE Trans. Circuits Syst. I, Reg. Papers, 62(8), pp.2035~2043 (2015)
- B. Zhai, "Energy Efficient Near-Threshold Chip Multi-Processing", IEEE International Symp. Low-Power Electronics and Design, pp.32~37 (2007)
- H. Kaul, "A 320mV 56μW 411GOPS", Watt Ultra-Low Voltage Motion Estimation Accelerator in 65nm CMOS, 2008, 316~616
- A. Wang, "A 180mV FFT Processor using Sub-threshold Circuit Techniques", IEEE ISSCC Dig. Tech. Papers, pp.292~592 (2004)
- Y. Kim, "A static contention-free single-phase-clocked 24T flipflop in 45nm for low-power applications", IEEE ISSCC Dig. Tech. Papers, pp.466~467 (2014)
- V. L. Le, "A 0. 4-V, 0. 138-fJ", cycle single-phase-clocking redundant-transition-free 24 T flip-flop with change-sensing scheme in 40-nm CMOS, 2018, pp.53(10), 2806~2817
- Y. Cai, "Ultra-low power 18-transistor fully static contention-free single-phase clocked flip-flop in 65-nm CMOS", IEEE J. Solid-State Circuits, 54(2), pp.550~559 (2019)
- G. Shin, "An Ultra-Low-Power Fully-Static Contention-Free Flip-Flop With Complete Redundant Clock Transition and Transistor Elimination", IEEE J. Solid-State Circuits, 56(10), pp.3039~3048 (2021)
- J. Yuan, "New single-clock CMOS latches and flipflops with improved speed and power savings", IEEE J. Solid-State Circuits, 32(1), pp.62~69 (1997)