5 nm 급 반도체 배선 공정 기술 개발

키워드

참고문헌 (44)

1. 조영학, "3D 적층 IC를 위한 웨이퍼 레벨 본딩 기술", 마이크로전자 및 패키징학회지, 20(1), pp.7~13 (2013), 한국마이크로전자및패키징학회[DOI]
2. R. K. Cavin, "Science and engineering beyond Moore's law", Proceedings of the IEEE 2012, 100(Special Centennial Issue), pp.1720~ (2012)
3. J. A. Hutchby, "A “Moore's Law”-like approach to roadmapping photovoltaic technologies", Renewable and Sustainable Energy Reviews, 29, pp.883~ (2014)
4. K. Chang, "In Power benefit study of monolithic 3D IC at the 7nm technology node, Low Power Electronics and Design (ISLPED)", 2015 IEEE, 2015, 201~[DOI]
5. M. Xu, "Improved short channel effect control in bulk finFETs with vertical implantation to form self-aligned halo and punch-through stop pocke", IEEE Electron Device Letters, 36(7), pp.648~ (2015)
6. Y. Xiao, "A compact model of subthreshold current with source", drain depletion effect for the short-channel junctionless cylindrical surrounding-gate MOSFETs, 2016, pp.63(5), 2176~
7. C. Auth, "In A 22 nm high performance and low-power CMOS tech nology featuring fully-depleted tri-gate transistors, selfaligned contacts and high density MIM capacitors", VLSI technology (VLSIT), 2012 symposium on, pp.131~ (2012), IEEE
8. G. A. Rodriguez-Ruiz, "Experimental and Simulation Results of Magnetic Modulation of Gate Oxide Tunneling Current in Nanoscaled MOS Transistors", IEEE Electron Device Letters, 36(4), pp.387~ (2015)
9. Y. K. Lin, "Modeling of Subsurface Leakage Current in Low Short Channel MOSFET at Accumulation Bias", IEEE Transactions on Electron Devices, 63(5), pp.1840~ (2016)
10. R. H. Dennard, "Design of ion-implanted MOSFET's with very small physical dimensions", IEEE Journal of Solid-State Circuits, 9(5), pp.256~ (1974)
11. M. Ieong, "Silicon device scaling to the sub-10-nm regime", Science, 306(5704), pp.2057~ (2004)
12. S. M. Jung, "In Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node", 2006 International Electron Devices Meeting, pp.1~ (2006), IEEE
13. C. Qiu, "Carbon nanotube feedback-gate field-effect transistor: suppressing current leakage and increasing on", off ratio, 2015, pp.9(1), 969~
14. Y. Yang, "Processing assessment and adhesion evaluation of copper through-silicon vias (TSVs) for three-dimensional stacked-integrated circuit (3D-SIC) architectures", Microelectronics Reliability, 50(9), pp.1636~ (2010)
15. S. Y. Chou, "Imprint lithography with 25-nanometer resolution", Science, 272(5258), pp.85~ (1996)
16. J. de Klerk, "In Performance of a 1.35 NA ArF immersion lithography system for 40-nm applications", Advanced Lithography, International Society for Optics and Photonics, pp.65201Y~ (2007)
17. L. Liebmann, "In The daunting complexity of scaling to 7nm without EUV: Pushing DTCO to the extreme", SPIE Advanced Lithography, International Society for Optics and Photonics, pp.942702~ (2015)
18. D. Ingerly, "In Low-k interconnect stack with metal-insulator-metal capacitors for 22nm high volume manufacturing", 2012 IEEE International Interconnect Technology Conference, pp.1~ (2012), IEEE
19. X. Liu, "A Model of Air-Gap Through-Silicon Vias (TSVs) for Microwave Applications", IEEE Microwave and Wireless Components Letters, 25(8), pp.493~ (2015)
20. Y. H. Cheng, "Deep trench isolation with air-gap in backside illumination image sensor chips", US Patents 9293490 B2, ~ (2016)
21. K. Fischer, "In Low-k interconnect stack with multi-layer air gap and trimetal-insulator-metal capacitors for 14nm high volume manufacturing", 2015 IEEE International Interconnect Technology Conference and 2015 IEEE Materials for Advanced Metallization Conference (IITC, 2015, 5~[DOI]
22. K. Fischer, "In Performance enhancement for 14 nm high volume manufacturing microprocessor and system on a chip processes", Interconnect Technology Conference, AMC), 2016 IEEE International, pp.2016[DOI]
23. R. Ramos, "In Nanocarbon interconnects combining vertical CNT interconnects and horizontal graphene lines", Interconnect Technology Conference, AMC), 2016 IEEE International, pp.2016[DOI]
24. S. Iijima, "Helical microtubules of graphitic carbon", Nature, 354(6348), pp.56~ (1991)
25. S. J. Tans, "Room-temperature transistor based on a single carbon nanotube", Nature, 393(6680), pp.49~ (1998)
26. R. Martel, "Single-and multi-wall carbon nanotube field-effect transistors", Appl. Phys. Lett, 73(17), pp.2447~ (1998)
27. H. Shimotani, "Gate capacitance in electrochemical transistor of single-walled carbon nanotube", Appl. Phys. Lett, 88(7), pp.073104~ (2006)
28. P. Beecher, "Inkjet printing of carbon nanotube thin film transistors", J. Appl. Phys, 102(4), pp.043710~ (2007)
29. J. Guo, "A numerical study of scaling issues for Schottky-barrier carbon nanotube transistors", IEEE transactions on electron devices, 51(2), pp.172~ (2004)
30. S. Heinze, "Carbon nanotubes as Schottky barrier transistors", Phys. Rev. Lett, 89(10), pp.106801~ (2002)
31. Q. Shao, "Hightemperature quenching of electrical resistance in graphene interconnects", Appl. Phys. Lett, 92(20), pp.202108~ (2008)
32. X. Li, "Chemically derived, ultrasmooth graphene nanoribbon semiconductors", Science, 319(5867), pp.1229~ (2008)
33. F. Schwierz, "Graphene transistors", Nat. Nanotechnol, 5(7), pp.487~ (2010)
34. J. B. Oostinga, "Gate-induced insulating state in bilayer graphene devices", Nat. Mater, 7(2), pp.151~ (2008)
35. V. M. Pereira, "Tight-binding approach to uniaxial strain in graphene", Phys. Rev, B80(4), pp.045401~ (2009)
36. J. Bai, "Graphene nanomes", Nanotechnol, 5(3), pp.190~ (2010)
37. C. G. Kang, "Effects of multi-layer graphene capping on Cu interconnects", Nanotechnology, 24(11), pp.115707~ (2013)
38. K. Ghosh, "Graphene-CNT hetero-structure for next generation interconnects", RSC Adv, 6(58), pp.53054~ (2016)
39. S. B. Lee, "An inductively powered scalable 32-channel wireless neural recording system-on-a-chip for neuroscience applications", IEEE Trans. Biomed. Circuits. Syst, 4(6), pp.360~ (2010)
40. P. H. Pham, "In Neuflow: Dataflow vision processing system-on-a-chip", 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), pp.1044~ (2012), IEEE
41. P. Zarkesh-Ha, "In An integrated architecture for global interconnects in a gigascale system-on-a-chip (GSoC)", Proc. 12th International Conference on Microelectronics, 2000 (ICM 2000), pp.149~ (2000), IEEE
42. M. F. Chang, "In Supply-variation-resilient nonvolatile 3D IC and 3D memory using low peak-current on-chip charge-pump circuits", Electron Devices and Solid-State Circuits (EDSSC), 2015 IEEE International Conference on, pp.118~ (2015), IEEE
43. 이강욱, "3-D Hetero-Integration Technologies for Multifunctional Convergence Systems", 마이크로전자 및 패키징학회지, 22(2), pp.11~19 (2015), 한국마이크로전자및패키징학회[DOI]
44. M. Vinet, "In Monolithic 3D integration: A powerful alternative to classical 2D scaling", 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp.1~ (2014), IEEE

관련 논문AI추천