MLC STT-MRAM Cache을 위한 Dead Block 탐지 기반의 적응형 쓰기 기법
Dead Block-Aware Adaptive Write Scheme for MLC STT-MRAM Caches
1
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
본 논문에서는 MLC STT-MRAM 캐시 메모리의 쓰기 동작 성능을 향상시킬 수 있는 효율적인쓰기 기법을 제안한다. 제안하는 기법의 핵심 아이디어는 MLC STT-MRAM에 저장된 캐시 블록이데드 블록 (Dead block)일 경우 쓰기 동작을 빠르게 수행하는 것이다. 이러한 빠른 쓰기 동작은MLC STT-MRAM에 저장된 캐시 블록을 제거할 수 있지만, 제거된 블록이 앞으로 사용되지 않는데드 블록일 경우에는 시스템 성능에 미치는 영향이 매우 작다. 메모리 시뮬레이터를 사용한 실험 평가를 통해 본 논문에서 제안하는 쓰기 기법이 MLC STT-MRAM 캐시의 성능을 평균 17% 향상시킬 수 있음을 보인다.
Abstract
In this paper, we propose an efficient adaptive write scheme that improves the performance of write operation in MLC STT-MRAM caches. The key idea of the proposed scheme is to perform the write operation fast if the target MLC STT-MRAM cells contain a dead block. Even if the fast write operation on the MLC STT-MRAM evicts a cache block from the MLC STT-MRAM cells, its performance impact is low if the evicted block is a dead block which is not used in the future. Through experimental evaluation with a memory simulator, we show that the proposed adaptive write scheme improves the performance of the MLC STT-MRAM caches by 17% on average.
참고문헌 (18)
- Suock Chung, "Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application", Proceedings of 2010 International Electron Devices Meeting, pp.12.7.1~12.7.4 (2010)
- T. Ishigaki, "A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions", Proceedings of 2010 Symposium on VLSI Technology, pp.47~48 (2010)
- Lei Jiang, "Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors", Proceedings of the 49th Annual Design Automation Conference, pp.907~912 (2012)
- Y. Chen, "Access scheme of Multi-Level Cell Spin-Transfer Torque Random Access Memory and its optimization", Proceedings of 53rd IEEE International Midwest Symposium on Circuits and Systems, pp.1109~1112 (2010)
- X. Bi, "Unleashing the potential of MLC STT-RAM caches", Proceedings of 2013 IEEE, 2013, 429~436
- J. Wang, "Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration", Proceedings of 2014 IEEE 32nd International Conference on Computer Design (ICCD), pp.133~138 (2014)
- S. Hong, "Ternary cache: Three-valued MLC STT-RAM caches", Proceedings of 2014 IEEE 32nd International Conference on Computer Design (ICCD), pp.83~89 (2014)
- J. Xu, "Encoding Separately: An Energy-Efficient Write Scheme for MLC STT-RAM", Proceedings of 2017 IEEE International Conference on Computer Design (ICCD), pp.581~584 (2017)
- Xiuyuan Bi, "Cross-Layer Optimization for Multilevel Cell STT-RAM Caches", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(6), pp.1807~1820 (2017), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Muhammad Avais Qureshi, "A Restore-Free Mode for MLC STT-RAM Caches", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27(6), pp.1465~1469 (2019), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- S. M. Khan, "Sampling Dead Block Prediction for Last-Level Caches", Proceedings of 43rd Annual IEEE, 2010, 175~186
- An-Chow Lai, "Dead-block prediction & dead-block correlating prefetchers", Proceedings of 28th Annual International Symposium on Computer Architecture, pp.144~154 (2001)
- Haiming Liu, "Cache bursts : A new approach for eliminating dead blocks and increasing cache efficiency", Proceedings of the IEEE, 2008, 222~233
- M. Kharbutli, "Counter-Based Cache Replacement and Bypassing Algorithms", IEEE Transactions on Computers, 57(4), pp.433~447 (2008), Institute of Electrical and Electronics Engineers (IEEE)[DOI]
- Zhigang Hu, "Timekeeping techniques for predicting and optimizing memory behavior", Proceedings of 2003 IEEE International Solid-State Circuits Conference, pp.166~485 (2003)
- Jaume Abella, "IATAC: a smart predictor to turn-off L2 cache lines", ACM Transactions on Architecture and Code Optimization, 2(1), pp.55~77 (2005), Association for Computing Machinery (ACM)[DOI]
- L. Liu, "Building energy-efficient multi-level cell STT-RAM caches with data compression", Proceedings of 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), pp.751~756 (2017)
- USIMM: The Utah Simulated Memory Module, tech, "N. Chatterjee", Univ. of Utah, ~, pp.UUCS-12-002 (2012)