압축 기반 상변화 메모리 시스템에서 저장 위치를고려한 하이브리드 SLC/MLC 관리 기법
Location-Aware Hybrid SLC/MLC Management for Compressed Phase-Change Memory Systems
4
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
Density of Phase-Change Memory (PCM) devices has been doubled through the employment of multi-level cell (MLC) technology. However, this doubled-capacity comes in the expense of severe performance degradation, as compared to the conventional single-level cell (SLC) PCM. This negative effect on the performance of the MLC PCM detracts from the potential benefits of the MLC PCM. This paper introduces an efficient way of minimizing the performance degradation while maximizing the capacity benefits of the MLC PCM. To this end, we propose a location-aware hybrid management of SLC and MLC in compressed PCM main memory systems. Our trace-driven simulations using real application workloads demonstrate that the proposed technique enhances the performance and energy consumption by 45.1% and 46.5%, respectively, on the average, over the conventional technique that only uses a MLC PCM.
Abstract
Density of Phase-Change Memory (PCM) devices has been doubled through the employment of multi-level cell (MLC) technology. However, this doubled-capacity comes in the expense of severe performance degradation, as compared to the conventional single-level cell (SLC) PCM. This negative effect on the performance of the MLC PCM detracts from the potential benefits of the MLC PCM. This paper introduces an efficient way of minimizing the performance degradation while maximizing the capacity benefits of the MLC PCM. To this end, we propose a location-aware hybrid management of SLC and MLC in compressed PCM main memory systems. Our trace-driven simulations using real application workloads demonstrate that the proposed technique enhances the performance and energy consumption by 45.1% and 46.5%, respectively, on the average, over the conventional technique that only uses a MLC PCM.
참고문헌 (12)
- S. Raoux, "Phase-change random access memory : a scalable technology", IBM Journal of Research and Development, 52(4, pp.5) (2008), 465~479
- Frequent pattern compression: a significant-based compression scheme for L2 caches, "A.R. Alameldeen", Computer Sciences Department, ~, pp.Technical Report 1500 (2004)
- P.S. Magnsusson, "Simics : a full system simulation platform", Computer, 35(2), pp.50~58 (2002)
- C. Bienia, "The PARSEC benchmark suite : characterization and architecture implications", Proceedings of the 17th International Conference on Parallel Architectures and Compilation Technique, pp.50~58 (2002)
- H.G. Lee, "Enhancing Flash Memory-based Storage Using Next Generation Non-Volatile Memory Devices", Communications of the Korea Information Science Society, 27(5), pp.47~57 (2009)
- R.F. Freitas, "Storage-class memory : The next storage system technology", IBM Journal of Research and Development, 52(4, pp.5) (2008), 439~447
- T. Nirschl, "Write strategies for 2 and 4-bit multi-level phase-change memory", Proceedings of the IEEE International Electron Device Meeting, pp.461~464 (2007)
- Y. Choi, "A 20nm 1. 8V 8Gb PRAM with 40MB", s program bandwidth, 2012, 46~48
- D.H. Kang, "Two-bit cell operation in diode-switch phase change memory cells with 90nm technology", Proceedings of the Symposium on VLSI Technology, pp.10~12 (2008)
- X. Dong, "Proceedings of Asia and South Pacific Design Automation Conference", Proceedings of Asia and South Pacific Design Automation Conference, pp, pp.31~36 (2011)
- M.K. Qureshi, "Morphable memory system : a roust architecture for exploiting multi-level phase change memories", Proceedings of the 37th annual international Symposium on Computer Architecture, pp, pp.154~162 (2010)
- H.G. Lee, "A compression-based hybrid MLC", SLC management technique for phase-change memory systems, 2012, 386~391