A Low-jitter Ring-DCO-Based Digital PLL Using P/I-Gain Co-Optimization and Optimally Spaced TDC for Flicker-Noise Reduction
2
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
This work presents a low-jitter ring-oscillator-based digital PLL (RO-DPLL). To achieve low jitter, the proposed RO-DPLL used calibration techniques to optimize the gain of the Proportional-path (P-path) and Integral-path (I-path) in the digital-loop-filter (DLF) simultaneously. Since the effect of flicker noise increases as the frequency increases, the frequency drift of the RO-DPLL becomes more severe in the operation of the RO-DPLL. Thus, it is critical to calibrate the gain of the I-path to an optimal value because I-path of DLF compensates for the frequency error of the PLL. Moreover, the optimally-spaced time-to-digital-converter (OS-TDC) with the threshold calibrator provides sufficient information, supporting the efficient operation of the calibrators. Due to the use of the P/I-path co-optimization (PICO) and OS-TDC with calibrator, the proposed RO-DPLL achieved the rms jitter of 343 fs and the reference spur of –65dBc. And, its FoMjitter,N was –258.5 dBc, comparable to the state-of-the-art RO-based analog PLLs.
Abstract
This work presents a low-jitter ring-oscillator-based digital PLL (RO-DPLL). To achieve low jitter, the proposed RO-DPLL used calibration techniques to optimize the gain of the Proportional-path (P-path) and Integral-path (I-path) in the digital-loop-filter (DLF) simultaneously. Since the effect of flicker noise increases as the frequency increases, the frequency drift of the RO-DPLL becomes more severe in the operation of the RO-DPLL. Thus, it is critical to calibrate the gain of the I-path to an optimal value because I-path of DLF compensates for the frequency error of the PLL. Moreover, the optimally-spaced time-to-digital-converter (OS-TDC) with the threshold calibrator provides sufficient information, supporting the efficient operation of the calibrators. Due to the use of the P/I-path co-optimization (PICO) and OS-TDC with calibrator, the proposed RO-DPLL achieved the rms jitter of 343 fs and the reference spur of –65dBc. And, its FoMjitter,N was –258.5 dBc, comparable to the state-of-the-art RO-based analog PLLs.
참고문헌 (10)
- Y. Lee, "A −240 dBFoMjitter and −115 dBc", Hz PN @ 100 kHz, 7.7 GHz ring-DCO-based digital PLL using P, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, pp.2020[DOI]
- T. Seong, "A −58 dBc-worst-fractional-spur and −234 dBFoMjitter, 5.5 GHz ring-DCO-based fractional-N DPLL using a timeinvariant-probability modulator, generating a nonlinearity-robust DTCcontrol word", Digest of Technical Papers - IEEE International Solid-State Circuits Conference, pp.270~271 (2020)
- C. Hwang, "A Low-Jitter and Low-Fractional-Spur Ring-DCO-Based Fractional-N Digital PLL Using a DTC’s Second-", Third-Order Nonlinearity Cancellation and a Probability-Density-Shaping ΔΣM, 2022, pp.57(9), 2841~2855
- H. Park, "A Low-Jitter Ring-DCO-Based Fractional-N Digital PLL With a 1", 8 DTC-Range-Reduction Technique Using a Quadruple-Timing-Margin Phase Selector, 2022, pp.57(12), 3527~3537
- T. Kuan, "A Bang Bang Phase-Locked Loop Using Automatic Loop Gain Control and Loop Latency Reduction Techniques", IEEE J. Solid-State Circuits, 51(4), pp.821~831 (2016)
- J. Yoon, "A DC-to-12. 5 Gb", s 9. 76 mW, s All-Rate CDR With a Single LC VCO in 90 nm CMOS, pp.IEEE J. Solid-State Circuits, 2017[DOI]
- A. Abidi, "Phase Noise and Jitter in CMOS Ring Oscillators", IEEE J. Solid-State Circuits, 41(8), pp.1803~1816 (2006)
- T. Seong, "A 320-fs RMS Jitter and-75-dBc Reference-Spur Ring-DCO Based Digital PLL Using an Optimal-Threshold TDC", IEEE J. Solid-State Circuits, 54(9), pp.2501~2512 (2019)
- J. Kim, "A 104fsrms-jitter and −61 dBc-fractional spur 15 GHz fractional-N subsampling PLL using a voltage-domain quantization-error cancelation technique", Digest of Technical Papers - IEEE International Solid-State Circuits Conference, pp.448~450 (2021)
- Y. Lee, "A low-jitter and low-reference spur ring-VCO-based switched-loop filter PLL using a fast phase-error correction technique", IEEE J. Solid-State Circuits, 53(4), pp.1192~1202 (2018)