An Advanced Embedded SRAM Cell with Expanded Read/Write Stability and Leakage Reduction
1
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
Data stability and leakage power dissipation have become a critical issue in scaled SRAM design. In this paper, an advanced 8T SRAM cell improving the read and write stability of data storage elements as well as reducing the leakage current in the idle mode is presented. During the read operation, the bit-cell keeps the noise-vulnerable data ‘low’ node voltage close to the ground level, and thus producing near-ideal voltage transfer characteristics essential for robust read functionality. In the write operation, a negative bias on the cell facilitates to change the contents of the bit. Unlike the conventional 6T cell, there is no conflicting read and write requirement on sizing the transistors. In the standby mode, the built-in stacked device in the 8T cell reduces the leakage current significantly. The 8T SRAM cell implemented in a 130 nm CMOS technology demonstrates almost 100 % higher read stability while bearing 20 % better write-ability at 1.2 V typical condition, and a reduction by 45 % in leakage power consumption compared to the standard 6T cell. The stability enhancement and leakage power reduction provided with the proposed bit-cell are confirmed under process, voltage and temperature variations.
Abstract
Data stability and leakage power dissipation have become a critical issue in scaled SRAM design. In this paper, an advanced 8T SRAM cell improving the read and write stability of data storage elements as well as reducing the leakage current in the idle mode is presented. During the read operation, the bit-cell keeps the noise-vulnerable data ‘low’ node voltage close to the ground level, and thus producing near-ideal voltage transfer characteristics essential for robust read functionality. In the write operation, a negative bias on the cell facilitates to change the contents of the bit. Unlike the conventional 6T cell, there is no conflicting read and write requirement on sizing the transistors. In the standby mode, the built-in stacked device in the 8T cell reduces the leakage current significantly. The 8T SRAM cell implemented in a 130 nm CMOS technology demonstrates almost 100 % higher read stability while bearing 20 % better write-ability at 1.2 V typical condition, and a reduction by 45 % in leakage power consumption compared to the standard 6T cell. The stability enhancement and leakage power reduction provided with the proposed bit-cell are confirmed under process, voltage and temperature variations.
참고문헌 (15)
- K. Takeda, "A read-static- noise-margin-free SRAM cell for low-VDD and high-speed applications", IEEE Journal of Solid-State Circuits, 41, pp.113~121 (2006)
- L. Chang, "Stable SRAM cell design for the 32 nm node and beyond", in Symposium on VLSI Technology, Japan, pp.128~129 (2005)
- N. Verma, "A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy", IEEE Journal of Solid-State Circuits, 43, pp.141~149 (2008)
- L. Chang, "An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches", IEEE Journal of Solid-State Circuits, 43, pp.956~963 (2008)
- Z. Liu, "Characterization of a novel nine-transistor SRAM cell", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16, pp.488~492 (2008)
- B. H. Calhoun, "A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation", IEEE Journal of Solid-State Circuits, 42, pp.680~688 (2007)
- T. -H. Kim, "A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing", IEEE Journal of Solid-State Circuits, 43, pp.518~529 (2008)
- M. -F. Chang, "A differential data-aware power-supplied (D2AP) 8T SRAM cell with expanded write", read stabilities for lower VDDmin applications, 2010, pp.45, 1234~1245
- Y. Chung, "Differential-read symmetrical 8T SRAM bit-cell with enhanced data stability", Electronics Letters, 46, pp.1258~1260 (2010)
- J. P. Kulkarni, "A 160 mV robust Schmitt trigger based subthreshold SRAM", IEEE Journal of Solid-State Circuits, 42, pp.2303~2313 (2007)
- 장익준, "A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS", IEEE JOURNAL OF SOLID-STATE CIRCUITS, 44(2), pp.650~658, IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- M. Khare, "A high performance 90nm SOI technology with 0.992 µm2 6T-SRAM cell", in International Electron Devices Meeting, USA, pp.407~410 (2002)
- J. Wang, "Analyzing static and dynamic write margin for nanometer SRAMs", in International Symposium on Low Power Electronics and Design,India, pp.129~134 (2008)
- X. J. Xi, "BSIM4.5.0 MOSFET Model - User's Manual", Department of Electrical Engineering and Computer Science, University of California, ~ (2005)
- Y. Wang, "A 1.1 GHz 12 µA", Mb-leakage SRAM design in 65 nm ultra-low-power CMOS technology with integrated leakage reduction for mobile applications, 2008, pp.43, 172~179