파우더와 솔더를 이용한 저비용 비아홀 채움 공정
Low Cost Via-Hole Filling Process Using Powder and Solder
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
This study proposed a noble process to fabricate TSV (Through Silicon Via) structure which has lower cost, shorter production time, and more simple fabrication process than plating method. In order to produce the via holes, the Si wafer was etched by a DRIE (Deep Reactive Ion Etching) process. The via hole was 100 ㎛ in diameter and 400 ㎛ in depth. A dielectric layer of SiO2 was formed by thermal oxidation on the front side wafer and via hole side wall. An adhesion layer of Ti and a seed layer of Au were deposited. Soldering process was applied to fill the via holes with solder paste and metal powder. When the solder paste was used as via hole metal line, sintering state and electrical properties were excellent. However, electrical connection was poor due to occurrence of many voids. In the case of metal powder, voids were reduced but sintering state and electrical properties were bad. We tried the via hole filling process by using mixing solder paste and metal powder. As a consequence, it was confirmed that mixing rate of solder paste (4) : metal powder (3) was excellent electrical characteristics.
Abstract
This study proposed a noble process to fabricate TSV (Through Silicon Via) structure which has lower cost, shorter production time, and more simple fabrication process than plating method. In order to produce the via holes, the Si wafer was etched by a DRIE (Deep Reactive Ion Etching) process. The via hole was 100 ㎛ in diameter and 400 ㎛ in depth. A dielectric layer of SiO2 was formed by thermal oxidation on the front side wafer and via hole side wall. An adhesion layer of Ti and a seed layer of Au were deposited. Soldering process was applied to fill the via holes with solder paste and metal powder. When the solder paste was used as via hole metal line, sintering state and electrical properties were excellent. However, electrical connection was poor due to occurrence of many voids. In the case of metal powder, voids were reduced but sintering state and electrical properties were bad. We tried the via hole filling process by using mixing solder paste and metal powder. As a consequence, it was confirmed that mixing rate of solder paste (4) : metal powder (3) was excellent electrical characteristics.
참고문헌 (9)
- K. S. Choi, "3D IC using through silicon via technologies", Electronics and Telecommunications Trends, 25(5) (2010)
- Sato, T. Morifuji, "Current status of research and development for three-dimensional chip stack technology", Jpn J. Appl. Phys, 40, pp.3032~ (2001)
- S. F. Al-sarawi, Derek, "A review of 3D packaging technology", IEEE T. Compon Pack B, 21(1), pp.2~ (1998)
- K. Hara, "Optimization for chip stack in 3- D packaging", IEEE T. Adv. Packaging, 28(3), pp.367~ (2005)
- Jiang, T., "3D integration-present and future", Proceedings of 10th Electronics Packaging Technology Conferences, pp.373~378 (2008)
- Curran B, "Managing losses in through silicon vias with different return current path configurations", Proceedings of 10th Electronics Packaging Technology Conferences, pp.206~211 (2008)
- Jesus N. Calata, "Three-dimensional packaging for power semiconductor packaging for power semiconductor device and modules", IEEE T. Adv. Packaging, 28(3), pp.404~412 (2000)
- H. H. Hsu, "Electroless copper deposition for ultralarge-scale integration", J. Electrochem. Soc, 148(1), pp.C47~ (2001)