3차원 실장용 TSV 고속 Cu 충전 및 Non-PR 범핑
High-Speed Cu Filling into TSV and Non-PR Bumping for 3D Chip Packaging
0
조회
0
다운로드
4
인용
0
참고문헌
키워드
초록
TSV(through-silicon-via)를 이용한 3차원 Si 칩 패키징 공정 중 전기 도금을 이용한 비아 홀 내 Cu 고속 충전과 범핑 공정 단순화에 관하여 연구하였다. DRIE(deep reactive ion etching)법을 이용하여 TSV를 제조하였으며, 비아홀 내벽에 SiO₂, Ti 및 Au 기능 박막층을 형성하였다. 전도성 금속 충전에서는 비아 홀 내 Cu 충전율을 향상시키기 위하여 PPR(periodic-pulse-reverse) 전류 파형을 인가하였으며, 범프 형성 공정에서는 리소그라피(lithography) 공정을 사용하지 않는 non-PR 범핑법으로 Sn-3.5Ag 범프를 형성하였다. 전기 도금 후, 충전된 비아의 단면 및 범프의 외형을 FESEM(field emission scanning electron microscopy)으로 관찰하였다. 그 결과, Cu 충전에서는 -9.66 mA/cm²의 전류밀도에서 60분간의 도금으로 비아 입구의 도금층 과성장에 의한 결함이 발생하였고, -7.71 mA/cm²에서는 비아의 중간 부분에서의 도금층 과성장에 의한 결함이 발생하였다. 또한 결함이 생성된 Cu 충전물 위에 전기 도금을 이용하여 범프를 형성한 결과, 범프의 모양이 불규칙하고, 균일도가 감소함을 나타내었다.
Abstract
High-speed Cu filling into a through-silicon-via (TSV) and simplification of bumping process by electroplating for three dimensional stacking of Si dice were investigated. The TSV was prepared on a Si wafer by deep reactive ion etching, and SiO₂, Ti and Au layers were coated as functional layers on the via wall. In order to increase the filling rate of Cu into the via, a periodic-pulse-reverse wave current was applied to the Si chip during electroplating. In the bumping process, Sn-3.5Ag bumping was performed on the Cu plugs without lithography process. After electroplating, the cross sections of the vias and appearance of the bumps were observed by using a field emission scanning electron microscope. As a result, voids in the Cu-plugs were produced by via blocking around via opening and at the middle of the via when the vias were plated for 60 min at -9.66 mA/cm² and -7.71 mA/cm², respectively. The Cu plug with a void or a defect led to the production of imperfect Sn-Ag bump which was formed on the Cu-plug.
참고문헌 (24)
- Y. K. Tsuiand, "Design and Fabrication of a Flip-chip-on-chip 3-D Packaging Structure with a Through Silicon via for Underfill Dispensing", IEEE Trans. Adv. Pack, (28), pp.413~ (2004)
- M. Karnezos, "3D Packaging: Where All Technologies Come Together", Proc. 29th International Electronics Manufacturing Technology Symposium, 통권 : 64 (2004), IEEE[DOI]
- C. Y. Yin, "The Effect of Reflow Process on the Contact Resistance and Reliability of Anisotropic Conductive Film Interconnection for Flip Chip on Flex Applications", Microelectron. Reliabil, (43), pp.625~ (2003)
- L. J. Ladani, "Numerical Analysis of Thermo-mechanical Reliability of Through Silicon Vias (TSVs) and Solder Interconnects in 3-dimensional Integrated Circuits", Microelectron. Eng, (87), pp.208~ (2010)
- C. Lee, "Formation of 100 μm Deep Vertical Pores in Si Wafers by Wet Etching and Cu Electrodeposition", J. Electrochem. Soc, (156), pp.543~ (2009)
- Y. Zhang, "Fast Copper Plating Process for TSV Fill", Proc. International Microsystems, Packaging, Assembly Conference (IMPACT), 통권 : 219 (2007), IEEE CPMT
- S. W. Jung, "Characteristics of Sn-Cu Solder Bump Formed by Electroplating for Flip Chip", IEEE Trans. Electron. Packag. Manufact, 29(1), pp.10~ (2006)
- S. J. Hong, "Sn Bumping without Photoresist Mould and Si Dice Stacking for 3-D Packaging", IEEE Trans. Electron. Packag. Manufact, 33(4), pp.912~ (2010)
- "ADVANCED PACKAGING : 3D IC & TSV Interconnects - Business Update"[URL]
- T. Luoh, "Advanced Tungsten Plug Process for beyond Nanometer Technology", Microelectron. Eng, 85(8), pp.1739~ (2008)
- 김인락, "3차원 실장용 TSV의 펄스전류 파형을 이용한 고속 Cu도금 충전", 대한금속·재료학회지, 48(7), pp.667~673 (2010), 대한금속·재료학회
- 김인락, "3차원 Si칩 실장을 위한 경사벽 TSV의 Cu 고속 충전", 대한금속·재료학회지, 49(5), pp.388~394 (2011), 대한금속·재료학회
- S. C. Hong, "Reduction of Defects in TSV filled with Cu by High-Speed 3-Step PPR for 3D Si Chip Stacking", Microelectron. Reliabil, (51), pp.2228~ (2011)
- J. H. Jun, "A New Non-PRM Bumping Process by Electroplating on Si Die for Three Dimensional Packaging", Mater. Trans, 51(10), pp.1887~ (2010)
- 홍성준, "비아 홀(TSV)의 Cu 충전 및 범핑 공정 단순화", 마이크로전자 및 패키징학회지, 17(3), pp.79~84 (2010), 한국마이크로전자및패키징학회
- "Wikipedia"[URL]
- 이석이, "유기물 첨가제와 펄스-역펄스 전착법을 이용한 구리 Via Filling에 관한 연구", 마이크로전자 및 패키징학회지, 14(3), pp.37~42 (2007), 한국마이크로전자및패키징학회
- Z. Wang, "Bottom-up Fill for Submicrometer Copper Via Holes of ULSIs by Electroless Plating", J. Electrochem. Soc, 151(12), pp.781~ (2004)
- S. Shingubara, "Bottom-up Fill of Copper in Deep Submicrometer Holes by Electroless Plating", Electrochemical and Solid-State Letters, 7(6), pp.78~ (2004)
- S. L. Ko, "Effect of the Molecular Weight of Polyethylene Glycol as Single Additive in Copper Deposition for Interconnect Metallization", Thin Solid Films, (516), pp.5046~ (2008)
- W. P. Dow, "Influence of Molecular Weight of Polyethylene Glycol on Microvia Filling by Copper Electroplating", J. Electrochem. Soc, 152(11), pp.769~ (2005)
- S .C. Hong, "Effective Cu Filling Method to TSV for 3-Dimensional Si Chip Stacking(in Kor.)", J. Kor. Inst. Met. & Mater
- S. J. Kim, "Via-size Dependance of Solder Bump Formation(in Kor.)", J. Microelectron. Packag. Soc, 8(1), pp.33~ (2001)
- J. H. Jun, "Characteristics of Electroplated Sn Bumps Fabricated without a PR Mould on a Si Chip for 3D Packaging", Microelectron. Eng., In Press