Power Distribution Network Modeling using Block-based Approach
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
A power distribution network (PDN) is a network that provides connection between the voltage source supplyand the power/ground terminals of a microprocessor chip. It consists of a voltage regulator module, a printed circuit board,a package substrate, a microprocessor chip as well as decoupling capacitors. For power integrity analysis, the board andpackage layouts have to be transformed into an electrical network of resistor, inductor and capacitor components whichmay be expressed using the S-parameters models. This modeling process generally takes from several hours up to a fewdays for a complete board or package layout. When the board and package layouts change, they need to be re-extractedand the S-parameters models also need to be re-generated for power integrity assessment. This not only consumes a lotof resources such as time and manpower, the task of PDN modeling is also tedious and mundane. In this paper, a blockbasedPDN modeling is proposed. Here, the board or package layout is partitioned into sub-blocks and each of them ismodeled independently. In the event of a change in power rails routing, only the affected sub-blocks will be reextractedand re-modeled. Simulation results show that the proposed block-based PDN modeling not only can save at least 75%of processing time but it can, at the same time, keep the modeling accuracy on par with the traditional PDN modelingmethodology.
Abstract
A power distribution network (PDN) is a network that provides connection between the voltage source supplyand the power/ground terminals of a microprocessor chip. It consists of a voltage regulator module, a printed circuit board,a package substrate, a microprocessor chip as well as decoupling capacitors. For power integrity analysis, the board andpackage layouts have to be transformed into an electrical network of resistor, inductor and capacitor components whichmay be expressed using the S-parameters models. This modeling process generally takes from several hours up to a fewdays for a complete board or package layout. When the board and package layouts change, they need to be re-extractedand the S-parameters models also need to be re-generated for power integrity assessment. This not only consumes a lotof resources such as time and manpower, the task of PDN modeling is also tedious and mundane. In this paper, a blockbasedPDN modeling is proposed. Here, the board or package layout is partitioned into sub-blocks and each of them ismodeled independently. In the event of a change in power rails routing, only the affected sub-blocks will be reextractedand re-modeled. Simulation results show that the proposed block-based PDN modeling not only can save at least 75%of processing time but it can, at the same time, keep the modeling accuracy on par with the traditional PDN modelingmethodology.
참고문헌 (8)
- M. Swaminathan, "Power Integrity Modeling and Design for Semiconductors and Systems" (2007), Prentice Hall Modern Semiconductor Design Series
- C. Wang, "An Efficient Approach for Power Delivery Network Design With Closed-Form Expressions for Parasitic Interconnect Inductances", IEEE Transactions on Advanced Packaging, 29(2) (2006)
- B. Amelifard, "Design of an efficient power delivery network in an soc to enable dynamic power management", ACM, 2007, 328~
- L. W. Chew, "Design and Analysis of Power Delivery Network in a SoC: A Review", Proceeding of International Conference on Electronics Packaging, ICEP (2012)
- "Synopsys - SPICE Simulation Tool"[URL]
- M. Popovich, "Noise coupling in multivoltage power distribution systems with decoupling capacitors", Proc. IEEE Int. Symp. Circuits Syst, 620 (2005)
- J. L Knighten, "PDN Design Strategies: I. Ceramic SMT Decoupling Capacitors ? What Values Should I Choose?", IEEE EMC Society Newsletter, 34 (2005)
- L. W. Chew, "The Effect of Higher Order Model Decoupling Capacitors in the Design of a Power Delivery Network", Proceeding of 4th Asia Symposium on Quality Electronic Design, ASQED, pp.117~ (2012)