Criteria and Limitations for Power Rails Merging in a Power Distribution Network Design
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
Modern electronic devices such as tablets and smartphones are getting more powerful and efficient. Thedemand in feature sets, functionality and usability increase exponentially and this has posed a great challenge to the designof a power distribution network (PDN). Power rails merging is a popular option used today in a PDN design as numerouspower rails are no longer feasible due to form factor limitation and cost constraint. In this paper, the criteria and limitationsfor power rails merging are discussed. Despite having all the advantages such as pin count reduction, decoupling capacitorssharing, lower impedance and cost saving, power rails merging can however, introduce coupling noise to the system. Inview of this, a PDN design with power rails merging that fulfills design recommendations and specifications such as noisetarget, power well placement, voltage supply values as well as power supply quadrant assignment is extremely important.
Abstract
Modern electronic devices such as tablets and smartphones are getting more powerful and efficient. Thedemand in feature sets, functionality and usability increase exponentially and this has posed a great challenge to the designof a power distribution network (PDN). Power rails merging is a popular option used today in a PDN design as numerouspower rails are no longer feasible due to form factor limitation and cost constraint. In this paper, the criteria and limitationsfor power rails merging are discussed. Despite having all the advantages such as pin count reduction, decoupling capacitorssharing, lower impedance and cost saving, power rails merging can however, introduce coupling noise to the system. Inview of this, a PDN design with power rails merging that fulfills design recommendations and specifications such as noisetarget, power well placement, voltage supply values as well as power supply quadrant assignment is extremely important.
참고문헌 (10)
- M. Swaminathan, "Power Integrity Modeling and Design for Semiconductors and Systems" (2007), Prentice Hall Modern Semiconductor Design Series
- "Are Power Planes Necessary for High Speed Signaling?”" (2012)[URL]
- B. Amelifard, "Design of an efficient power delivery network in an soc to enable dynamic power management", ACM, 2007, 328~333
- C. Wang, "An Efficient Approach for Power Delivery Network Design With Closed-Form Expressions for Parasitic Interconnect Inductances", IEEE Transactions on Advanced Packaging, 29(2) (2006)
- L. W. Chew, "Power plane merger option based on load current behaviours", Proceeding of IEEE 17th Workshop on Signal and Power Integrity, SPI, Paris, France (2013)
- M. Popovich, "Noise coupling in multivoltage power distribution systems with decoupling capacitors", Proc. IEEE Int. Symp. Circuits Syst, 620 (2005)
- J. L Knighten, "PDN Design Strategies: I. Ceramic SMT Decoupling Capacitors? What Values Should I Choose?", IEEE EMC Society Newslette, 34 (2005)
- J. L Knighten, "PDN Design Strategies: II. Ceramic SMT Decoupling Capacitors? Does Location Matter?", IEEE EMC Society Newsletter, 207, pp.56~ (2006)
- L. W. Chew, "Design and Analysis of Power Delivery Network in a SoC: A Review", Proceeding of International Conference on Electronics Packaging, ICEP (2012)
- "Synopsys - SPICE Simulation Tool"[URL]