반도체 팹에서의 투입 로트 구성을 위한 다차원 동적계획 알고리듬
Multi-Dimensional Dynamic Programming Algorithm for Input Lot Formation in a Semiconductor Wafer Fabrication Facility
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
This study focuses on the formation of input release lots in a semiconductor wafer fabrication facility. After the order-lot pegging process assigns lots in the fab to orders and calculates the required quantity of wafers for each product type to meet customers’ orders, the decisions on the formation of input release lots should be made to minimize the production costs of the release lots. Since the number of lots being processed in the wafer fab directly is related to the productivity of the wafer fab, the input lot formation is crucial process to reduce the production costs as well as to improve the efficiency of the wafer fab. Here, the input lot formation occurs before every shift begins in the semiconductor wafer fab. When input quantities (of wafers) for product types are given from results of the order-lot pegging process, lots to be released into the wafer fab should be formed satisfying the lot size requirements. Here, the production cost of a homogeneous lot of the same type of product is less than that of a heterogeneous lot that will be split into the number of lots according to their product types after passing the branch point during the wafer fabrication process. Also, more production cost occurs if a lot becomes more heterogeneous. We developed a multi-dimensional dynamic programming algorithm for the input lot formation problem and showed how to apply the algorithm to solve the problem optimally with an example problem instance. It is necessary to reduce the number of states at each stage in the DP algorithm for practical use. Also, we can apply the proposed DP algorithm together with lot release rules such as CONWIP and UNIFORM.
Abstract
This study focuses on the formation of input release lots in a semiconductor wafer fabrication facility. After the order-lot pegging process assigns lots in the fab to orders and calculates the required quantity of wafers for each product type to meet customers’ orders, the decisions on the formation of input release lots should be made to minimize the production costs of the release lots. Since the number of lots being processed in the wafer fab directly is related to the productivity of the wafer fab, the input lot formation is crucial process to reduce the production costs as well as to improve the efficiency of the wafer fab. Here, the input lot formation occurs before every shift begins in the semiconductor wafer fab. When input quantities (of wafers) for product types are given from results of the order-lot pegging process, lots to be released into the wafer fab should be formed satisfying the lot size requirements. Here, the production cost of a homogeneous lot of the same type of product is less than that of a heterogeneous lot that will be split into the number of lots according to their product types after passing the branch point during the wafer fabrication process. Also, more production cost occurs if a lot becomes more heterogeneous. We developed a multi-dimensional dynamic programming algorithm for the input lot formation problem and showed how to apply the algorithm to solve the problem optimally with an example problem instance. It is necessary to reduce the number of states at each stage in the DP algorithm for practical use. Also, we can apply the proposed DP algorithm together with lot release rules such as CONWIP and UNIFORM.
참고문헌 (17)
- Bang, J.-Y., "A due-date based algorithm for lot-order assignment in a semiconductor wafer fabrication facility", IEEE Transactions on Semiconductor Manufacturing, 21(2), pp.209~216 (2008)
- Bang, J. -Y., "Multiproduct Lot Merging-Splitting Algorithms for Semiconductor Wafer Fabrication", IEEE Transactions on Semiconductor Manufacturing, 25(2), pp.200~210 (2012)
- Boushell, T., "Evaluation of heuristics for a classconstrained lot-to-order matching problem in semiconductor manufacturing", International Journal of Production Research, 46(12), pp.3143~3166 (2008)
- Carlyle, M., "Bin covering algorithms in the second stage of the lot to order matching problem", Journal of the Operational Research Society, 52(11), pp.1232~1243 (2001)
- 차명선, "반도체 제조공정의 효과적인 SPC시스템 운용", 대한설비관리학회지, 14(4), pp.95~103 (2009), 대한설비관리학회
- Fowler, J., "Comparison and evaluation of lot-to-order matching policies for a semiconductor assembly and test facility", International Journal of Production Research, 38(8), pp.1841~1853 (2000)
- Glassey, C. R., "A scheduling rule for job release in semiconductor fabrication", Operations Research Letters, 7, pp.213~217 (1988)
- Kim, J. -G., "Order-lot pegging for minimizing total tardiness in semiconductor wafer fabrication process", Journal of the Operational Research Society, 63(9), pp.1258~1270 (2012)
- Kim, J. -G., "Lot-Order Assignment Applying Priority Rules for the Single-Machine Total Tardiness Scheduling with Nonnegative Time-Dependent Processing Times", Mathematical Problems in Engineering, 2015, pp.11~ (2015)
- Knutson, K., "Lot-to-order matching for a semiconductor assembly and test facility", IIE Transactions, 31(11), pp.1103~1111 (1999)
- Lim, S. -K., "Simultaneous order-lot pegging and wafer release planning for semiconductor wafer fabrication facilities", International Journal of Production Research, 52(12), pp.3710~3724 (2014)
- Lim, S. -K., "Optimal Three-Level Presort Loading of Commercial Bulk Mail in the Postal Service Industry", Journal of the Operational Research Society, 66(6), pp.1007~1022 (2015)
- Ng, T. S., "Semiconductor lot allocation using robust optimization", European Journal of Operational Research, 205(3), pp.557~570 (2010)
- 서정철, "반도체 산업에서 생산용량을 고려한 오더-로트 페깅기반의 납기약속 방법의 정합성 향상에 대한 연구", 산업경영시스템학회지, 37(4), pp.126~133 (2014), 한국산업경영시스템학회
- Spearman, M. L., "CONWIP : A pull alternative to kanban", International Journal of Production Research, 28, pp.879~894 (1990)
- Wein, L. M., "Scheduling semiconductor wafer fabrication", IEEE Transactions on Semiconductor Manufacturing, 1, pp.115~130 (1998)
- Wu, T.W., "Modular demand and supply pegging mechanism for semiconductor foundry", Proceedings of the IEEE International Symposium on Semiconductor Manufacturing San Jose, pp.325~328 (2003)