Two-Level Hierarchical Production Planning for a Semiconductor Probing Facility
0
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
We consider a wafer lot transfer/release planning problem from semiconductor wafer fabrication facilities to probing facilities with the objective of minimizing the deviation of workload and total tardiness of customers’ orders. Due to the complexity of the considered problem, we propose a two-level hierarchical production planning method for the lot transfer problem between two parallel facilities to obtain an executable production plan and schedule. In the higher level, the solution for the reduced mathematical model with Lagrangian relaxation method can be regarded as a coarse good lot transfer/release plan with daily time bucket, and discrete-event simulation is performed to obtain detailed lot processing schedules at the machines with a priority- rule-based scheduling method and the lot transfer/release plan is evaluated in the lower level. To evaluate the performance of the suggested planning method, we provide computational tests on the problems obtained from a set of real data and additional test scenarios in which the several levels of variations are added in the customers’ demands. Results of computational tests showed that the proposed lot transfer/planning architecture generates executable plans within acceptable computational time in the real factories and the total tardiness of orders can be reduced more effectively by using more sophisticated lot transfer methods, such as considering the due date and ready times of lots associated the same order with the mathematical formulation. The proposed method may be implemented for the problem of job assignment in back-end process such as the assignment of chips to be tested from assembly facilities to final test facilities. Also, the proposed method can be improved by considering the sequence dependent setup in the probing facilities.
Abstract
We consider a wafer lot transfer/release planning problem from semiconductor wafer fabrication facilities to probing facilities with the objective of minimizing the deviation of workload and total tardiness of customers’ orders. Due to the complexity of the considered problem, we propose a two-level hierarchical production planning method for the lot transfer problem between two parallel facilities to obtain an executable production plan and schedule. In the higher level, the solution for the reduced mathematical model with Lagrangian relaxation method can be regarded as a coarse good lot transfer/release plan with daily time bucket, and discrete-event simulation is performed to obtain detailed lot processing schedules at the machines with a priority- rule-based scheduling method and the lot transfer/release plan is evaluated in the lower level. To evaluate the performance of the suggested planning method, we provide computational tests on the problems obtained from a set of real data and additional test scenarios in which the several levels of variations are added in the customers’ demands. Results of computational tests showed that the proposed lot transfer/planning architecture generates executable plans within acceptable computational time in the real factories and the total tardiness of orders can be reduced more effectively by using more sophisticated lot transfer methods, such as considering the due date and ready times of lots associated the same order with the mathematical formulation. The proposed method may be implemented for the problem of job assignment in back-end process such as the assignment of chips to be tested from assembly facilities to final test facilities. Also, the proposed method can be improved by considering the sequence dependent setup in the probing facilities.
참고문헌 (20)
- Aghezzaf, E., "Production planning and warehouse management in supply networks with inter-facility mold transfers", European Journal of Operational Research, 182(3), pp.1122~1139 (2007)
- Bang, J.-Y., "Scheduling algorithms for a semiconductor probing facility", Computers and Operations Research, 38, pp.666~673 (2011)
- Brahimi, N., "Single item lot sizing problems", European Journal of Operational Research, 168(1), pp.1~16 (2006)
- 차명선, "반도체 제조공정의 효과적인 SPC시스템 운용", 대한설비관리학회지, 14(4), pp.95~103 (2009), 대한설비관리학회
- Chen, T.-R., "Scheduling for IC sort and test facilities with precedence constraints via Lagrangian Relaxation", Journal of Manufacturing Systems, 16, pp.117~128 (1997)
- Chen, T. -R., "Scheduling for IC sort and test with preemptiveness via Lagrangian Relaxation", IEEE Transactions on Systems, Man, and Cybernetics, 25, pp.1249~1256 (1995)
- Ellis, K. P., "Scheduling of wafer test processes in semiconductor manufacturing", International Journal of Production Research, 42, pp.215~242 (2004)
- 장석화, "다제품을 생산하는 생산설비에 대해 최적 생산용량과 외주생산계획", 산업경영시스템학회지, 35(4), pp.110~117 (2012), 한국산업경영시스템학회[DOI]
- 이은열, "반도체 조립공정에서 공정 FMEA의 평가기준에 대한 연구", 대한설비관리학회지, 18(1), pp.5~18 (2013), 대한설비관리학회
- Lee, Y.H., "Scheduling jobs on parallel machines with sequence dependent setup times", European Journal of Operational Research, 100, pp.464~474 (1997)
- Lin, J.T., "A multi-site supply network planning problem considering variable time buckets-A TFT-LCD industry case", International Journal of Advanced Manufacturing Technology, 3, pp.1031~1044 (2007)
- Liu, C.-Y., "Scheduling flexible flow shops with sequence-dependent setup effects", IEEE Transactions on Robotics and Automation, 16(4), pp.408~419 (2000)
- Ovacik, I.M., "Rolling horizon procedures for dynamic parallel machine scheduling with sequencedependent set-up times", International Journal of Production Research, 33, pp.3173~3192 (1995)
- Pearn, W. L., "A case study on the wafer probing scheduling problem", Production Planning and Control, 13, pp.66~75 (2002)
- Pearn, W. L., "Minimizing the total machine workload for the wafer probing scheduling problem", IIE Transactions, 34, pp.211~220 (2002)
- Pearn, W. L., "Algorithm for the wafer probing scheduling problem with sequence-dependent set-up time and due date restrictions", Journal of the Operational Research Society, 55, pp.1194~1207 (2004)
- Pfund, M., "Scheduling jobs on parallel machines with setup times and ready times", Computers and Industrial Engineering, 54, pp.764~782 (2008)
- 서정철, "반도체 산업에서 생산용량을 고려한 오더-로트 페깅기반의 납기약속 방법의 정합성 향상에 대한 연구", 산업경영시스템학회지, 37(4), pp.126~133 (2014), 한국산업경영시스템학회
- Trigerio, W. W., "Capacitated lot-sizing with setup times", Management Science, 35, pp.353~366 (1989)
- Yang, M. H., "A case study on the wafer probing scheduling problem", Production Planning and Control, 13, pp.66~75 (2002)