A 10-bit Single-Ended SAR ADC with Split Dual-Capacitive-Array for Multi-Channel Neural Recording System
0
조회
0
다운로드
1
인용
0
참고문헌
초록
This paper presents a power and area efficient SAR ADC for the interface of multi-channel neural recording system. A SAR-ADC with the split dual-capacitive array for the multi-channel is proposed to promote multiplexing between channels, thus eliminating the linearity degradation owing to the offset mismatch between multiple comparators. Additionally, the proposed scheme has the equivalent capacitance between differential comparator inputs, which minimizes the kickback noise error in the conventional scheme. The proposed ADC additionally reduces the total capacitance and switching energy by 84.8% and 91.3% compared with conventional SAR ADCs for multi-channel applications, respectively.
Abstract
This paper presents a power and area efficient SAR ADC for the interface of multi-channel neural recording system. A SAR-ADC with the split dual-capacitive array for the multi-channel is proposed to promote multiplexing between channels, thus eliminating the linearity degradation owing to the offset mismatch between multiple comparators. Additionally, the proposed scheme has the equivalent capacitance between differential comparator inputs, which minimizes the kickback noise error in the conventional scheme. The proposed ADC additionally reduces the total capacitance and switching energy by 84.8% and 91.3% compared with conventional SAR ADCs for multi-channel applications, respectively.
참고문헌 (8)
- X. Zou, "A 1V 22uW 32-Channel Implantable EEG Recording IC", Solid-State Circuits Conference, 2010. Digest of Technical Papers. ISSCC. 2010. IEEE International, pp.126~127 (2010)
- W. S. Liew, "A 0.5-V 1.13-uW", Channel Neural Recording Interface with Digital Multiplexing Scheme, 2011, 219~222
- S. J. Cho, "A Single-Ended ADC with Split Dual-Capacitive-Array for Multi-Channel Systems", J. Semiconductor technology and science, 15(5), pp.504~510 (2015)
- H. Y. Tai, "A 0.85 fJ", conversion-step 10b 200 kS, Solid-State Circuits Conference, 2014. Digest of Technical Papers. ISSCC. 2014. IEEE International, pp.2014[DOI]
- W. S. Liew, "A 1-V 60μW 16-Channel Interface Chip for Implantable Neural Recording", IEEE Custom Integrated Circuits Conf, pp.507~510 (2009)
- V. Hariprasath, "Merged capacitor switching based SAR ADC with highest switching energy efficiency", Electron. Lett, 46(9), pp.620~621 (2010)
- W. Hu, "An 8-Bit Single-Ended Ultra-Low-Power SAR ADC With a Novel DAC Switching Method and a Counter-Based Digital Control Circuitry", Circuits and Systems I, IEEE Transactions on, 60(7), pp.1726~1739 (2013)
- M. Yip, "A Resolution-Reconfigurable 5-to-10-Bit 0. 4-to-1V Power Scalable SAR ADC for Sensor Applications", IEEE J. Solid State Circuits, 48(6), pp.1453~1464 (2013)