16 channel ultralow power analog front-end for an implantable neural recording microsystem
2
조회
0
다운로드
1
인용
0
참고문헌
초록
Recording neural signal is fundamental in the neuroscience research as well as in the neural prosthetic systems enabling the treatment of neurological diseases and the restoration of sensory and motor disabilities. For these purposes, researches on neural interface connecting the nervous system to external device have been developed for several decades. Especially, multi-channel neural interfacing microsystem has been developed by using semiconductor process. However, current integrated circuit system has unacceptable noise level and requires a lot of power consumption to be implanted. Besides, there is no permanent power source and the battery has to be changed when it discharges which causes danger for infection. In order to solve these problems, many researchers have divided the whole system into outer, inner part and supply power wirelessly by inductive coupling. To have the circuit in function with limited amount of power, an inner part of brain recording system is needed to achieve maximum efficiency as neural recording system consumes the most power in the whole inner circuit system. Our proposing neural recording system which is built in a standard 0.18um CMOS technology can amplify neural signal such as local field potential and action potential with programmable gain from 52-60dB with very low power consumption. The input referred noise of low noise amplifier is 8uVrms in the spike recording settings and 6uVrms for local field potential. The 8bit SARADC is connected to output of recording system and digitize each signal with sampling rate of 20kS/s per channel. After digitized, output signals are transmitted to cross-coupled complementary voltage controlled oscillator to use binary frequency shift keying for wireless communication. Our system has two different supply voltages that are 1V for analog part and 1.8V for digital part. Total recording system consumes below 1mW power.
Abstract
Recording neural signal is fundamental in the neuroscience research as well as in the neural prosthetic systems enabling the treatment of neurological diseases and the restoration of sensory and motor disabilities. For these purposes, researches on neural interface connecting the nervous system to external device have been developed for several decades. Especially, multi-channel neural interfacing microsystem has been developed by using semiconductor process. However, current integrated circuit system has unacceptable noise level and requires a lot of power consumption to be implanted. Besides, there is no permanent power source and the battery has to be changed when it discharges which causes danger for infection. In order to solve these problems, many researchers have divided the whole system into outer, inner part and supply power wirelessly by inductive coupling. To have the circuit in function with limited amount of power, an inner part of brain recording system is needed to achieve maximum efficiency as neural recording system consumes the most power in the whole inner circuit system. Our proposing neural recording system which is built in a standard 0.18um CMOS technology can amplify neural signal such as local field potential and action potential with programmable gain from 52-60dB with very low power consumption. The input referred noise of low noise amplifier is 8uVrms in the spike recording settings and 6uVrms for local field potential. The 8bit SARADC is connected to output of recording system and digitize each signal with sampling rate of 20kS/s per channel. After digitized, output signals are transmitted to cross-coupled complementary voltage controlled oscillator to use binary frequency shift keying for wireless communication. Our system has two different supply voltages that are 1V for analog part and 1.8V for digital part. Total recording system consumes below 1mW power.
참고문헌 (8)
- W. Wattanapanitch, "An Enegry-Efficient Micropower Neural Recording Amplifier", IEEE Transactions on. Biomedical Engineering, 1(2), pp.136~147 (2007)
- R. R. Harrison, "A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications", IEEE J. Solid-State Circuits, 38(6), pp.958~965 (2003)
- W. Wanapanitch, "A LowPower 32-Channel Digitally Programmable Neural Recording Integrated Circuit", IEEE Transactions on. Biomedical Engineering, 5(6), pp.592~602 (2011)
- A. Arnaud, "Nanowatt, Sub-nS OTAs, With sub-10-mV Input Offset, Using Series-Parallel Current Mirrors", IEEE J. Solid-State Circuits, 41, pp.2009~2018 (2006)
- R. Sarpeshkar, "A low-power wide-linear-range transconductance amplifier", Analog Integrated Circuits and Signal Processing, 13(9), pp.123~151 (1997)
- E. Y. Chow, "Fully Wireless Implantable Cariovascular Pressure Monitor Integraged with a Medical Stent", IEEE Transactions on. Biomedical Engineering, 57(6), pp.1487~1496 (2010)
- M. Kareemoddin, "Design of Low Power Comparator for SARADC in Biomedical Applications", International Journal of Innovative Research in Computer and Communication Engineering, 1, pp.1161~1167 (2013)
- C. M. Lopez, "A Multichannel Integrated Circuit for Electrical Recording of Neural Activity, With Independent Channel Programmability", IEEE Transactions on. Biomedical Engineering, 6(2), pp.101~110 (2012)