A hysteretic buck converter with fast transient response
3
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
A current-mode hysteretic buck converter is described in which inductor current is sensed by an RC network. The inductor current sensing RC network is reset multiple times per switching clock period. The multiple reset allows the RC network to have time constant much smaller than switching clock period and therefore occupy small silicon area. The multiple reset also removes DC-output offset which is dependent on load current and improves the load transient property. The current-mode hysteretic buck converter is implemented in a 65-nm CMOS process and the converter operates in 0.6~2.0-V output from 3.3-V input with 1.5-A maximum load current. The recovery time for step-up load transient is 3.4-μs under 0.9-A/0.1-μs load change and the measured peak power efficiency is 96.3-%.
Abstract
A current-mode hysteretic buck converter is described in which inductor current is sensed by an RC network. The inductor current sensing RC network is reset multiple times per switching clock period. The multiple reset allows the RC network to have time constant much smaller than switching clock period and therefore occupy small silicon area. The multiple reset also removes DC-output offset which is dependent on load current and improves the load transient property. The current-mode hysteretic buck converter is implemented in a 65-nm CMOS process and the converter operates in 0.6~2.0-V output from 3.3-V input with 1.5-A maximum load current. The recovery time for step-up load transient is 3.4-μs under 0.9-A/0.1-μs load change and the measured peak power efficiency is 96.3-%.
참고문헌 (4)
- Q. Khan, "A 900mA 93% efficient 50 quiescent current fixed frequency hysteretic buck converter using a highly digital hybrid voltage- and current-mode control", Dig. Tech. Papers, IEEE Symp. VLSI Circuits, 182(183), pp.182~183 (2012)
- F. Su, "Digitally assisted quasi-V2 hysteretic buck converter with fixed frequency and without using large-ESR capacitor", Dig. Tech. Papers, IEEE Int. Solid-State Circuits Conf, pp.446~447 (2009)
- K. –Y. Hu, "A fixed-frequency quasi-V2 hysteretic buck converter with PLL-based two-stage adaptive window control", IEEE Trans. Circuits and Syst. I, Reg. Papers, 62(10), pp.2565~2573 (2015)
- P-. Li, "A 90-240MHz Hysteretic Controlled DC-DC Buck Converter With Digital Phase Locked Loop Synchronization", IEEE J. Solid-State Circuits, 46(9), pp.2108~2119 (2011)