A DLL-based reference-less CDR with ISI jitter reduction scheme for clock-embedded signaling in 65nm process
2
조회
0
다운로드
0
인용
0
참고문헌
초록
A DLL-based reference-less CDR for clock-embedded signaling in 65nm CMOS is presented. The proposed receiver operates in mixed mode and the supply voltage is 1.0 V. To save the channel for forwarded clock and eliminate the external reference, clock-embedded signaling scheme is used in this proposal. DLL-based architecture is adopted to save the power consumption. To accomplish a 10Gb/s data rate, inter-symbol-interference (ISI) jitter reduction technique is presented. ISI jitter reduction reduces the bit-error rate (BER) of the receiver by enlarging the sampling margin. To save the power consumption, new deskew method which is done by sub-DLL is presented to use D-flip flops instead of sense-amps. The sub-DLL also gives tolerance to PVT variations to the receiver. The post-layout simulation results, which were done with the Samsung 65nm process model, verify the operation of the proposed schemes.
Abstract
A DLL-based reference-less CDR for clock-embedded signaling in 65nm CMOS is presented. The proposed receiver operates in mixed mode and the supply voltage is 1.0 V. To save the channel for forwarded clock and eliminate the external reference, clock-embedded signaling scheme is used in this proposal. DLL-based architecture is adopted to save the power consumption. To accomplish a 10Gb/s data rate, inter-symbol-interference (ISI) jitter reduction technique is presented. ISI jitter reduction reduces the bit-error rate (BER) of the receiver by enlarging the sampling margin. To save the power consumption, new deskew method which is done by sub-DLL is presented to use D-flip flops instead of sense-amps. The sub-DLL also gives tolerance to PVT variations to the receiver. The post-layout simulation results, which were done with the Samsung 65nm process model, verify the operation of the proposed schemes.
참고문헌 (8)
- Sui Huang, "An 8. 2Gb", s-to-10. 3 Gb, Solid-State Circuits, IEEE Journal, pp.2015, 50(9)[DOI]
- Dong Hoon Baek, "2.6 A 5.67mW 9Gb", s DLL-based reference-less CDR with pattern-dependent clock-embedded signaling for intra-panel interface, 2014, 48~49
- Junyoung Song, "A 1. 62 Gb", s–2. 7 Gb, Circuits and Systems I: Regular Papers, IEEE Transactions on, pp.2013, 60(2)[DOI]
- G. Shu, "A 4-to-10.5 Gb", s 2.2 mW, s continuous-rate digital CDR with automatic frequency acquisition in 65nm CMOS, pp.IEEE ISSCC Dig. Tech. Papers, 2014
- G. Shu, "A reference-less clock and data recovery circuit using phase-rotating phase-locked loop", IEEE J. Solid-State Circuits, 49(4), pp.1036~1047 (2014)
- Won-Young Lee, "A 5. 4", 2. 7, s Receiver for DisplayPort Version 1. 2 With Multi-Rate Operation Scheme, pp.Circuits and Systems I: Regular Papers, IEEE Transactions on, 2012[DOI]
- Ray, S, "A 0.622–10Gb", s inductorless adaptive linear equalizer with spectral tracking for data rate adaptation in 0.13-μm CMOS, 2015, 1~4
- J. Lee, "A 20-Gb", s Adaptive Equalizer in 0. 13-um CMOS Technology, 2006, pp.41(9), 2058~2066