Design of 2.5-Gb/s Parallel PRBS Generator and 4-Gb/s Area Efficient PRBS Checker in 65-nm CMOS Process
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
A pseudo-random binary sequence (PRBS) pattern is widely used in various applications requiring random data sequences. This paper describes the design of a parallel PRBS generator and checker. The parallel PRBS generator produces eight outputs where each output has a PRBS-7 pattern with a period of 27–1, and the PRBS checker verifies if the incoming data is a PRBS-7 pattern. In the PRBS checker, a method of creating the same reference PRBS pattern as the incoming data is applied using a synchronization detection circuit that finds a unique pattern in the input data stream. The PRBS checker includes data and error counters, and they count the number of input data and bit errors that occur during one cycle of the PRBS-7 pattern. This design was implemented with a 65-nm CMOS process, and the PRBS generator and checker occupy an area of 75×15 μm2 and 75×45 μm2, respectively. It was verified that the PRBS generator operated up to 2.5 Gb/s and the PRBS checker accurately counted the bit error at 4 Gb/s.
Abstract
A pseudo-random binary sequence (PRBS) pattern is widely used in various applications requiring random data sequences. This paper describes the design of a parallel PRBS generator and checker. The parallel PRBS generator produces eight outputs where each output has a PRBS-7 pattern with a period of 27–1, and the PRBS checker verifies if the incoming data is a PRBS-7 pattern. In the PRBS checker, a method of creating the same reference PRBS pattern as the incoming data is applied using a synchronization detection circuit that finds a unique pattern in the input data stream. The PRBS checker includes data and error counters, and they count the number of input data and bit errors that occur during one cycle of the PRBS-7 pattern. This design was implemented with a 65-nm CMOS process, and the PRBS generator and checker occupy an area of 75×15 μm2 and 75×45 μm2, respectively. It was verified that the PRBS generator operated up to 2.5 Gb/s and the PRBS checker accurately counted the bit error at 4 Gb/s.
참고문헌 (9)
- H. Ko, "High-speed serial link trend and technical challenge", IEEE Asian Solid-State Circuits Conference (ASSCC), pp.1~3 (2022)
- K. S. Oh, "High-speed signaling : jitter modeling analysis and budgeting" (2012), Prentice Hall
- M. Sakare, "A quarter-rate 27–1 pseudo-random binary sequence generator using interleaved architecture", 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), pp.196~201 (2016)
- M. Sakare, "A power and area efficient architecture of a PRBS Generator with Multiple Outputs", IEEE Transactions on Circuits and Systems II : Express Briefs, 64(8), pp.927~931 (2017)
- "IEEE Custom Integrated Circuits Conference (CICC)", 2003, 313~316
- R. R. R. Bodha, "A half-rate built-in self-test for high-speed serial interface using a PRBS generator and checker", 2019 Austrochip Workshop on Microelectronics (Austrochip), pp.43~46 (2019)
- K. Zhu, "From design to test : a high-speed PRBS", IEEE Transactions on Very Large Scale Integration(VLSI)Systems, 26(10), pp.2099~2107 (2018)
- J. Hu, "A 15-Gb", s 0. 0037-mm² 0. 019-pJ, IEEE Transactions on Circuits and Systems II : Express Briefs, pp.2020, 67(9)[DOI]
- K. H. Kang, "An evaluation and comparison of state-of-the-art flip-flops for low-power applications", Journal of Integrated Circuits and Systems(JICAS), 9(2), pp.1~5 (2023)