Dynamic Voltage and Frequency Scaling for Power-Constrained Design using Process Voltage and Temperature Sensor Circuits
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
In deeply scaled CMOS technologies, two major non-ideal factors are threatening the survival of the CMOS; i) PVT (process, voltage, and temperature) variations and ii) leakage power consumption. In this paper, we propose a novel post-silicon tuning methodology to scale optimum voltage and frequency “dynamically”. The proposed design technique will use our PVT sensor circuits to monitor the variations and based on the monitored variation data, voltage and frequency will be compensated “automatically”. During the compensation process, supply voltage is dynamically adjusted to guarantee the minimum total power consumption without violating the frequency requirement. The simulation results show that the proposed technique can reduce the total power by 85% and the static power by 53% on average for the selected ISCAS’85 benchmark circuits with 45 nm CMOS technology compared to the results of the traditional PVT compensation method.
Abstract
In deeply scaled CMOS technologies, two major non-ideal factors are threatening the survival of the CMOS; i) PVT (process, voltage, and temperature) variations and ii) leakage power consumption. In this paper, we propose a novel post-silicon tuning methodology to scale optimum voltage and frequency “dynamically”. The proposed design technique will use our PVT sensor circuits to monitor the variations and based on the monitored variation data, voltage and frequency will be compensated “automatically”. During the compensation process, supply voltage is dynamically adjusted to guarantee the minimum total power consumption without violating the frequency requirement. The simulation results show that the proposed technique can reduce the total power by 85% and the static power by 53% on average for the selected ISCAS’85 benchmark circuits with 45 nm CMOS technology compared to the results of the traditional PVT compensation method.
참고문헌 (9)
- N.S. Kim, "Frequency and yield optimization using power gates in power-constrained designs", 2009 ACM, 2009, 121~126
- S. Borkar, "Design and reliability challenges in nanometer technologies", Proc. DAC, pp.75~ (2004)
- D. Blaauw, "Leakage power: trends, analysis and avoidance", Proc. ASP-DAC, pp.18~21 (2005)
- Z. Songqing, "A probabilistic framework to estimate full-chip subthreshold leakage power distribution considering within-die and die-to-die P-T-V variations", Proc. ISLPED, pp.156~161 (2004)
- K. Agarwal, "Parametric yield analysis and optimization in leakage dominated technologies", IEEE TVLSI, 15(6), pp.613~623 (2007)
- Y. Ogasahara, "All-digital ring-oscillator-based macro for sensing dynamic supply noise waveform", IEEE Solid-State Circuits, 44(6), pp.1745~1755 (2009)
- E. Saneyoshi, "A 1.1V 35μm × 35μm thermal sensor with supply voltage sensitivity of 2°C", 10%-supply for thermal management on the SX-9 supercomputer, 2008, 152~153
- K. K. Kim, "A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems", IEEE Tran. on VLSI systems, 17(4), pp.517~528 (2009)
- "Predictive Technology Model for Spice"[URL]