5-Gb/s 연속시간 적응형 등화기 설계
A 5-Gb/s Continuous-Time Adaptive Equalizer
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
In this paper, a 5Gb/s receiver with an adaptive equalizer for serial link interfaces is proposed. For effective gain control, a least-mean-square (LMS) algorithm was implemented with two internal signals of slicers instead of output node of an equalizing filter. The scheme does not affect on a bandwidth of the equalizing filter. It also can be implemented without passive filter and it saves chip area and power consumption since two internal signals of slicers have a similar DC magnitude. The proposed adaptive equalizer can compensate up to 25㏈ and operate in various environments, which are 15m shield-twisted pair (STP) cable for DisplayPort and FR-4 traces for backplane. This work is implemented in 0.18-µm 1-poly 4-metal CMOS technology and occupies 200x300µm2. Measurement results show only 6㎽ small power consumption and 2Gbps operating range with fabricated chip. The equalizer is expected to satisfy up to 5Gbps operating range if stable varactor(RF) is supported by foundry process.
Abstract
In this paper, a 5Gb/s receiver with an adaptive equalizer for serial link interfaces is proposed. For effective gain control, a least-mean-square (LMS) algorithm was implemented with two internal signals of slicers instead of output node of an equalizing filter. The scheme does not affect on a bandwidth of the equalizing filter. It also can be implemented without passive filter and it saves chip area and power consumption since two internal signals of slicers have a similar DC magnitude. The proposed adaptive equalizer can compensate up to 25㏈ and operate in various environments, which are 15m shield-twisted pair (STP) cable for DisplayPort and FR-4 traces for backplane. This work is implemented in 0.18-µm 1-poly 4-metal CMOS technology and occupies 200x300µm2. Measurement results show only 6㎽ small power consumption and 2Gbps operating range with fabricated chip. The equalizer is expected to satisfy up to 5Gbps operating range if stable varactor(RF) is supported by foundry process.
참고문헌 (12)
- Y. S. Sohn, "A Decision Feedback Equalization Receiver for the STL SDRAM Interface with Clock-Date Skew compensation", IEICE Trans, E87 (2004)
- S.Gondi, "Equalization and Clock and Data Recovery Techniques for Serial-Link Receivers", 박사, pp.2006
- J. S. Choi, "A 0.18-µm CMOS 3.5-Gb", s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method, 2004, pp.39, 419~425
- S. Gondi, "A 10Gb", s CMOS Adaptive Equalizer for Backplane Applications, 2005, pp.1, 328~601
- J. Lee, "A 20-Gb", s Adaptive Equalizer in 0.13-µm CMOS Technology, 2006, 273~282
- S. Gondi, "Equalization and Clock and Data Recovery Techniques for 10-Gb", s CMOS Serial-Link Receivers, 2007, pp.42, 1999~2011
- G, Zhang, "A BiCMOS 10Gb", s Adaptive Cable Equalizer, 2004, pp.1, 482~541
- J. Buckwalter, "A 10Gb", s Data-Dependent Jitter Equalizer, 2004, 39~42
- K. Yamaguchi, "12Gb", s Duobinary Signaling with x2 Oversampled Edge Equalization, 2005, pp.1, 70~585
- R. Payne, "A 6.25-Gb", s Binary Transceiver in 0.13-µm CMOS for Serial Data Transmission Across High Loss Legacy Backplane Channels, 2005, pp.40, 2646~2657
- A. C. Carusone, "Jitter Equalization for Binary Baseband Communication", IEEE International Symposium on Circuits and Systems, 통권 : 2, pp.936~939 (2005)
- G. Giustolisi, "A novel CMOS voltage Squarer", IEEE International Symposium on Circuits and Systems, pp.253~256 (1997)