12-비트 10-MS/s CMOS 파이프라인아날로그-디지털 변환기
12-bit 10-MS/s CMOS Pipeline Analog-to-Digital Converter
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
본 논문에서는 영상 처리용 12-비트의 10-MS/s 파이프라인 아날로그-디지털 변환기(ADC: analog-to-digital converter)가 제안된다. 제안된 ADC는 샘플-홀드 증폭기, 3개의 stage, 3-비트 플래시 ADC, 그리고 digital error corrector로 구성된다. 각 stage는 4-비트 flash ADC와 multiplying digital-to-analog ADC로 구성된다. 고해상도의 ADC를 위해 제안된 샘플-홀드증폭기는 gain boosting을 이용하여 전압 이득을 증가시킨다. 제안된 파이프라인 ADC는 1.8V 공급전압을 사용하는 180nmCMOS 공정에서 설계되었고 차동 1V 전압을 가지는 1MHz 사인파 아날로그 입력신호에 대해 10.52-비트의 유효 비트를 가진다. 또한, 약 5MHz의 나이퀴스트 사인파 입력에 대해 측정된 유효비트는 10.12 비트이다.
Abstract
A 12-bit 10-MS/s pipeline analog-to-digital converter (ADC) is proposed for image processing applications. Theproposed pipeline ADC consists of a sample and hold amplifier, three stages, a 3-bit flash analog-to-digital converter,and a digital error corrector. Each stage is operated by using a 4-bit flash ADC (FADC) and a multiplying digital-toanalogconverter (MDAC). The proposed sample and hold amplifier increases the voltage gain using gain boosting for theADC with high resolution. The proposed pipelined ADC is designed using a 180-nm CMOS process with a supplyvoltage of 1.8 and it has an effective number of bit (ENOB) of 10.52 bits at sampling rate of 10MS/s for a 1-Vpp differentialsinusoidal analog input with frequency of 1 MHz. The measured ENOB is 10.12 bits when the frequency of the sinusoidalanalog input signal is a Nyquist frequency of approximately 5 MHz.
참고문헌 (10)
- B. Hernes, "A 1.2V 220MS", s 10b pipeline ADC implemented in 0.13um digital CMOS, 2004, 256~257
- H.-C. Choi, "A 12b 50MS", s 10.2mA 0.18um CMOS Nyquist ADC with a fully differential class-AB switched OP-AMP, 2008, 220~221
- S. Devarajan, "A 16b 125MS", s 385mW 78.8dB SNR CMOS pipeline ADC, 2009, 86~87
- J. Brunsilius, "A 16b 80MS", s 100mW 77.6dB SNR CMOS pipeline ADC, 2011, 186~188
- J.-K. Woo, "1.2V 10-bit 75MS", s Pipelined ADC With Phase-Dependent Gain-Transition CDS, 2014, pp.22(3), 585~592
- Y. Wang, "A 1.5-bit pipelined stage with time-interleaved dual-pipeline architecture used in SHA-less pipelined ADC", IEEE Int. Anti-Counterfeiting, Security and Identification, 131(134), pp.131~134 (2011)[DOI]
- Seon-mi Yeo, "A 10-bit 100MSample", s Pipeline ADC with 70dBc SFDR, Kookmin University, 2008
- Se-Hyeon Cho, "13-bit 10-MS", s CMOS Pipeline Analog-to-Digital Converter, 2020, 166~168
- R. Greeshma, "A Novel Opamp and Capacitor Sharing 10 Bit 20 MS", s Low Power Pipelined ADC in 0.18µm CMOS Technology, 2017, pp.594(599), 594~599
- Y. Suh, "A Low-Power Class-AB Gm-Based Amplifier With Application to an 11-bit Pipelined ADC", IEEE Trans. VLSI Systems, 24(7), pp.2562~2569 (2016)[DOI]