차동 커패시터 커플링을 이용한 연속근사 ADC
Differential Capacitor-Coupled Successive Approximation ADC
2
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
This paper presents a design of the successive approximation ADC(SA-ADC) applicable to a midium-low speed analog-front end(AFE) for the maximum 15MS/s CCD image processing. SA-ADC is effective in applications ranging widely between low and mid data rates due to the large power scaling effect on the operating frequency variations in some other way of pipelined ADCs. The proposed design exhibits some distinctive features. The "differential capacitor-coupling scheme" segregates the input sampling behavior from the sub-DAC incorporating the differential input and the sub-DAC output, which prominently reduces the loading throughout the signal path. Determining the MSB(sign bit) from the held input data in advance of the data conversion period, a kind of the signed successive approximation, leads to the reduction of the sub-DAC hardware overhead by 1 bit and the conversion period by 1 cycle. Characterizing the proposed design in a 3.3 V 0.35-μm CMOS process by Spectre simulations verified its validity of the application to CCD analog front-ends.
Abstract
This paper presents a design of the successive approximation ADC(SA-ADC) applicable to a midium-low speed analog-front end(AFE) for the maximum 15MS/s CCD image processing. SA-ADC is effective in applications ranging widely between low and mid data rates due to the large power scaling effect on the operating frequency variations in some other way of pipelined ADCs. The proposed design exhibits some distinctive features. The "differential capacitor-coupling scheme" segregates the input sampling behavior from the sub-DAC incorporating the differential input and the sub-DAC output, which prominently reduces the loading throughout the signal path. Determining the MSB(sign bit) from the held input data in advance of the data conversion period, a kind of the signed successive approximation, leads to the reduction of the sub-DAC hardware overhead by 1 bit and the conversion period by 1 cycle. Characterizing the proposed design in a 3.3 V 0.35-μm CMOS process by Spectre simulations verified its validity of the application to CCD analog front-ends.
참고문헌 (17)
- A. Rossi, "Nonredundant successive approximation register for A", D converters, 1996, pp.32, 1055~1057
- C. Jun, "IC Design of 2Ms", s 10-bit SAR ADC with Low Power in High Density packaging and Microsystem Integration, 2007, 1~3
- N. Verma, "An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes", IEEE J. Solid-State Circuits, 42(6) (2007)
- T. Yoshida, "A 1V supply successive approximation ADC with rail-to-rail input voltage range", IEEE Int. Symp. Circuits and Systems, 1, pp.192~195 (2005)
- B. P. Ginsburg, "500-MS", s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC, 2007, pp.42(4), ~
- B. P. Ginsburg, "Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver", IEEE J. Solid-State Circuits, 42(2) (2007)
- J. Marjonen, "Low power successive approximation A", D converter for passive RFID tag sensors, 2006, 1~4
- G. Promitzer, "12-bit Low-Power Fully Differential Switched Capacitor Noncalibrating Successive Approximation ADC with 1MS", s, 2001, pp.36(7), ~
- S. Mortezapour, "A 1-V, 8-Bit Successive Approximation ADC in Standard CMOS Process", IEEE J. Solid-State Circuits, 35(4) (2000)
- K. Dabbagh-Sadeghipour, "A New Architecture for Area and Power Efficient, High Conversion Rate Successive Approximation ADCs", Circuits and Systems, 2004. NEWCAS 2004, pp.253~256 (2004)
- Chi-Sheng Lin, "A New Successive Approximation Architecture for Low-Power Low-Cost CMOS A", D Converter, 2003, pp.38(1), ~
- E. Culurciello, "AN 8-BIT, 1MW SUCCESSIVE APPROXIMATION ADC IN SOI CMOS", Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 Int. Symp., 통권 : 1, pp.301~304 (2003)
- Sheung Yan Ng, "A low-voltage CMOS 5-bit 600MHz 30mW SAR ADC for UWB wireless Receivers", Circuits and Systems, 2005. 48th Midwest Symp, 통권 : 1, pp.187~190 (2005)
- A. M. Abo, "A 1.5-V 10bit 14.3-MS", s CMOS Pipeline Analog-to-Digital Converter, 1999, pp.34, 599~606
- Lei Wang, "A High-Speed High-Resolution Low-Distortion CMOS Bootstrapped Switch", Circuits and Systems, 2007. ISCAS 2007. IEEE Int. Symp, pp.1721~1724 (2007)
- 혼성모드 집적시스템 설계(상), "CMOS 아날로그", pp.1999, 이승훈
- 혼성모드 집적시스템 설계(하), "CMOS 아날로그", pp.1999, 이승훈