Self-Power Gating Technique For Low Power Asynchronous Circuit
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
In this paper, Asynchronous Self-Power Gating technique (ASPG) is used to reduce consumption power in asynchronous digital watch application. The power gating control signal is automatically generated by internal system operation characteristics instead of using replica circuit delay or four-phase handshaking protocol. Isolation cell is designed to insert it between power gating domain and normal operation domain. By using self-power gating circuit, asynchronous digital watch application consumes very low power and maintains data during sleep mode. The comparison results show the proposed ASPG technique saves leakage power up to 40.47% and delay time is reduced to 71% compared to the conventional circuit.
Abstract
In this paper, Asynchronous Self-Power Gating technique (ASPG) is used to reduce consumption power in asynchronous digital watch application. The power gating control signal is automatically generated by internal system operation characteristics instead of using replica circuit delay or four-phase handshaking protocol. Isolation cell is designed to insert it between power gating domain and normal operation domain. By using self-power gating circuit, asynchronous digital watch application consumes very low power and maintains data during sleep mode. The comparison results show the proposed ASPG technique saves leakage power up to 40.47% and delay time is reduced to 71% compared to the conventional circuit.
참고문헌 (6)
- Akhila Abba, "Improved Power Gating Technique for Leakage Power Reduction", Research Inventy: International Journal Of Engineering And Science, 4(10), pp.6~10 (2014)
- Huan Minh Vo, "Dual-switch power gating revisited for small sleep energy loss and fast wake-up time in sub-45-nm nodes", IEICE Electronics Express, 8(4), pp.232~238 (2011)[DOI]
- Ik Joon Chang, "Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation", IEEE Journal Of Solid-State Circuits, 45(2), pp.401~410 (2010)[DOI]
- Yvain Thonnart, "Power Reduction of Asynchronous Logic Circuits Using Activity Detection", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 17(7), pp.893~906 (2009)[DOI]
- Chong-Fatt Law, "Modeling and Synthesis of Asynchronous Pipelines", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 19(4), pp.682~695 (2011)[DOI]
- "Predictive Technology Model (PTM)"[URL]