SSD의 플래시 변환 계층을 위한 변환 페이지의 압축표현
A Compact Representation of Translation Pages for Flash Translation Layers of Solid State Drives
1
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
This paper presents CTP (Compact Translation Page), a compact representation of translation pages, for page mapping-based flash translation layers to improve RAM utilization and reduce the response time of solid state drives. CTP can store translation information twice in a translation page and the total number of translation pages stored in flash is reduced to half. Therefore, CTP halves the RAM size of the directory of translation pages and uses the saved RAM space for translation cache. CTP shows the best response time when compared to existing page mapping-based flash translation layers.
Abstract
This paper presents CTP (Compact Translation Page), a compact representation of translation pages, for page mapping-based flash translation layers to improve RAM utilization and reduce the response time of solid state drives. CTP can store translation information twice in a translation page and the total number of translation pages stored in flash is reduced to half. Therefore, CTP halves the RAM size of the directory of translation pages and uses the saved RAM space for translation cache. CTP shows the best response time when compared to existing page mapping-based flash translation layers.
참고문헌 (10)
- S. Lee, "A log buffer based flash translation layer using fully associative sector translation", ACM Trans. Embedded Computing Sys, 6(3), pp.1~27 (2007)
- "Samsung 1G x 8 bit - 2G x 8 bit- 4G x 8 bit NAND flash memory datasheet (K9XXG08UXA)"[URL]
- J. Kim, "A Space Efficient flash translation layer for CompactFlash system", IEEE Trans. Consum. Electron, 48(2), pp.366~375 (2002)
- S. -W. Lee, "A log buffer-based flash translation layer using fully-associative sector translation", ACM Trans. Emb. Comput. Syst, 6(3), pp.1~27 (2007)
- J. -U. Kang, "A superblockbased flash translation layer for NAND flash memory", Proc. 6th ACM IEEE Int. Conf. Embedded Softw, pp.161~170 (2006)
- Y. Guan, "A Block-Level Log-Block Management Scheme for MLC NAND Flash Memory Storage Systems", IEEE Trans. on Computers, 66(9), pp.1464~1477 (2017)
- A. Gupta, "DFTL : A flash translation layer employing demand-based selective caching of page-level address mappings", Proc. 14th Int. Conf. Archit. Support Program. Languages Operating Syst, pp.229~240 (2009)
- 최환필, "대용량 플래시 메모리 드라이브를 위한 효율적인 플래시 변환계층 캐시 관리 방안", 한국컴퓨터정보학회논문지, 20(11), pp.31~38 (2015), 한국컴퓨터정보학회
- "Storage Traces of UMass Trace Repository"[URL]
- D. Park, "CFTL : An Adaptive Hybrid Flash Translation Layer with Efficient Caching Strategies", IEEE Trans. on Computers, pp.1~15 (2011)