SSD FTL의 캐시 메커니즘에 대한 심층 분석 및 개선
An In-Depth Analysis and Improvement on Cache Mechanisms of SSD FTL
1
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
Recently, the capacity of SSD has been increasing rapidly due to the improvement of flash memory density. To take full advantage of these SSDs, first of all, FTL's prompt adaptation is necessary. The FTL is a translation layer existing in SSDs to overcome the drawback of the SSD that cannot be modified in place, and has garbage collection and caching functions in addition to the map table management function. In this study, we focus on caching function, compare and analyze the cache implementation methodologies, and propose improved methods. Typical cache implementations divide the cache into groups, manage and retrieve the caches in the group as a linked list. Thus, searches are made in the order of the linked list. In contrast, we propose a method of sequential searching using the search area group of a cache registered in the map table regardless of the linked list and cache group. Experimental results show that the proposed method has a 2.5 times improvement over the conventional method.
Abstract
Recently, the capacity of SSD has been increasing rapidly due to the improvement of flash memory density. To take full advantage of these SSDs, first of all, FTL's prompt adaptation is necessary. The FTL is a translation layer existing in SSDs to overcome the drawback of the SSD that cannot be modified in place, and has garbage collection and caching functions in addition to the map table management function. In this study, we focus on caching function, compare and analyze the cache implementation methodologies, and propose improved methods. Typical cache implementations divide the cache into groups, manage and retrieve the caches in the group as a linked list. Thus, searches are made in the order of the linked list. In contrast, we propose a method of sequential searching using the search area group of a cache registered in the map table regardless of the linked list and cache group. Experimental results show that the proposed method has a 2.5 times improvement over the conventional method.
참고문헌 (14)
- D.H. Gouk, "Practical Analysis and Characterization Methods of Moders SSD using Full-System Integrated SimpleSSD", Journal of Communications of the Korean Institute of Information Scientists and Engineers, 36(6), pp.37~55 (2018)
- V. Mohan, "Modeling Power Consumption of NAND Flash Memories Using FlashPower", Journal of IEEE Transactions on Computer-Aided Design of Integrated Circuit and Stsrems, 32(7), pp.1031~1044 (2013)
- 김용석, "SSD의 플래시 변환 계층을 위한 변환 페이지의 압축표현", 한국컴퓨터정보학회논문지, 24(2), pp.1~7 (2019), 한국컴퓨터정보학회[DOI]
- "Samsung SSD 850 Pro Data Sheet Rev. 3" (2017)[URL]
- H.J. Kim, "Increasing-Order Page-Level Mapping FTL for Memory- constraint Flash Storage Systems", Proceedings of Korea Computer Congress, pp.1181~1183 (2016)
- 김성호, "SSD 기반 저장장치 시스템에서 마모도 균형과 내구성 향상을 위한 가비지 컬렉션 기법", 한국컴퓨터정보학회논문지, 22(4), pp.25~32 (2017), 한국컴퓨터정보학회[DOI]
- J. K. Park, "Flash Storage System, A Method for Reducing Garbage Collection Overhead of SSD Using Machine Learning Algorithms", Proceedings of International Conference on Information and Communication Technology Convergence (ICTC), pp.775~777 (2017)
- N. Shahidi, "CachedGC: Cache-Assisted Garbage Collection in Modern Solid State Drives", Conference of IEEE 26th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), pp.79~85 (2018)
- A. Silberschatz, "Operating Ssystem Concepts-ninth Edition", pp.604~607 (2013), Wiley Press
- 이형봉, "NAND 플래시 변환 계층에서 전력 소모에 영향을 미치는 페이지 캐싱 전략의 비교ㆍ분석", 대한임베디드공학회논문지, 13(3), pp.109~116 (2018), 대한임베디드공학회[DOI]
- S. Y. Park, "CFLRU : A Replacement Algorithm for Flash Memory", Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'06), pp.234~241 (2006)
- Z. Li. P. Jin, "CCF-LRU : A New Buffer Replacement Algorithm for Flash Memory", Journal of IEEE Transactions on Consumer Electronics, 55(3), pp.1351~1359 (2009)
- The DiskSim Simulation Environment Version 4.0 Reference Manual, "J. S. Bucy", ~, pp.Technical Report CMU-PDL-08-101 (2008)
- "Cygwin"[URL]