Three-Dimensional Selective Oxidation Fin Channel MOSFET Based on Bulk Silicon Wafer
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
A fin channel with a fin width of 20 nm and a gradually increased source/drain extension regions are fabricated on a bulk silicon wafer by using a three-dimensional selective oxidation. The detailed process steps to fabricate the proposed fin channel are explained. We are demonstrating their preliminary characteristics and properties compared with those of the conventional fin field effect transistor device (FinFET) and the bulk FinFET device via three-dimensional device simulation. Compared to control devices, the three-dimensional selective oxidation fin channel MOSFET shows a higher linear transconductance, larger drive current, and lower series resistance with nearly the same scaling-down characteristics.
Abstract
A fin channel with a fin width of 20 nm and a gradually increased source/drain extension regions are fabricated on a bulk silicon wafer by using a three-dimensional selective oxidation. The detailed process steps to fabricate the proposed fin channel are explained. We are demonstrating their preliminary characteristics and properties compared with those of the conventional fin field effect transistor device (FinFET) and the bulk FinFET device via three-dimensional device simulation. Compared to control devices, the three-dimensional selective oxidation fin channel MOSFET shows a higher linear transconductance, larger drive current, and lower series resistance with nearly the same scaling-down characteristics.
참고문헌 (18)
- P. Cadareanu, "Parasitic Capacitance Analysis of Three-Independent-Gate Field-Effect Transistors", IEEE Journal of the Electron Devices Society, 9, pp.400~408 (2021)[DOI]
- S. Nanda, "Implementation and Characterization of 14 nm Trigate HOI n-FinFET using Strained Silicon channel with reduced area on chip", 6th International Conference for Convergence in Technology, pp.1~4 (2021)
- A. Kumar, "An Insight Into Self-Heating Effects and Its Implications on Hot Carrier Degradation for Silicon-Nanotube-Based Double Gate-All-Around (DGAA) MOSFETs", IEEE J. Electron Dev. Society, 7, pp.1100~1108 (2019)[DOI]
- Y. K. Choi, "Sub-20nm CMOS FinFET Technologies", Int. Electron Dev. Meeting, pp.421~424 (2001)
- C. T. Chuang, "SOI for Digital CMOS VLSI: Design Considerations and Advances", Proc. IEEE, 86(4), pp.689~720 (1998)[DOI]
- A. Gupta, "Impact of Hot-Carrier Degradation on Drain-Induced Barrier Lowering in Multifin SOI n-Channel FinFETs With Self-Heating", IEEE Trans. Electron Dev, 67(5), pp.2208~2212 (2020)[DOI]
- T. S. Park, "Threshold Voltage Behavior of Body-Tied FinFET (OMEGA MOSFET) with Respect to Ion Implantation Conditions", Jpn. J. Appl. Phys, 43(4B), pp.2180~2184 (2004)[DOI]
- K. Asano, "Patterning Sub-30-nm MOSFET Gate with I-Line Lithography", IEEE Trans. Electron Dev., 48(5), pp.1004~1006 (2001)[DOI]
- Y. K. Choi, "A Spacer Patterning Technology for Nanoscale CMOS, IEEE Trans", Electron Dev, 49(3), pp.436~441 (2002)[DOI]
- J. Kedzierski, "Complementary silicide source", drain thin-body MOSFETs for the 20nm gate length regime, 2000, 57~61
- Y. K. Choi, "Nanoscale Ultrathin Body PMOSFETs With Raised Selective Germanium Source", Drain, 2001, pp.22(9), 447~448
- Chang-Hyun Park, "A 15nm Ultra-thin Body SOI CMOS Device with Double Raised Source", Drain for 90 nm Analog Applications, 2004, pp.26(6), 575~582[DOI]
- O. Faynot, "High Performance Ultrathin SOI MOSFET’s Obtained by Localized Oxidation", IEEE Electron Dev. Lett, 15(5), pp.175~177 (1994)[DOI]
- M. Chan, "Recessed-Channel Structure for Fabricating Ultrathin SOI MOSFET with Low Series Resistance", IEEE Electron Dev. Lett, 15(1), pp.22~24 (1994)[DOI]
- Y. K. Cho, "SoxFET:Three-Dimensional Selective Oxidation Channel MOSFET", Microprocesses and Nanotechnology Conference, pp.266~267 (2005)
- Y. Taur, "CMOS DEVICE DESIGN: Fundamentals of Modern VLSI Devices" (1998), Cambridge Univ. Press
- A. M. Waite, "Raised source", drains for 50 nm MOSFETs using a silane, Solid-State Electronics, pp.2005, 49[DOI]
- H. J. Huang, "Reduction of Source", Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si1-xGex Source, IEEE Electron Dev. Lett, pp.2000, 21(9)[DOI]