래스터화 알고리즘을 위한 최적의 매니코어 프로세서 구조 탐색
Architecture Exploration of Optimal Many-Core Processors for a Vector-based Rasterization Algorithm
2
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
In this paper, we implement and evaluate the performance of a vector-based rasterization algorithm for 3D graphics by using a SIMD (single instruction multiple data) many-core processor architecture. In addition, we evaluate the impact of a data-per-processing elements (DPE) ratio that is defined as the amount of data directly mapped to each processing element (PE) within many-core in terms of performance, energy efficiency, and area efficiency. For the experiment, we utilize seven different PE configurations by varying the DPE ratio (or the number PEs), which are implemented in the same 130 nm CMOS technology with a 500 MHz clock frequency. Experimental results indicate that the optimal PE configuration is achieved as the DPE ratio is in the range from 16,384 to 256 (or the number of PEs is in the range from 16 and 1,024), which meets the requirements of mobile devices in terms of the optimal performance and efficiency.
Abstract
In this paper, we implement and evaluate the performance of a vector-based rasterization algorithm for 3D graphics by using a SIMD (single instruction multiple data) many-core processor architecture. In addition, we evaluate the impact of a data-per-processing elements (DPE) ratio that is defined as the amount of data directly mapped to each processing element (PE) within many-core in terms of performance, energy efficiency, and area efficiency. For the experiment, we utilize seven different PE configurations by varying the DPE ratio (or the number PEs), which are implemented in the same 130 nm CMOS technology with a 500 MHz clock frequency. Experimental results indicate that the optimal PE configuration is achieved as the DPE ratio is in the range from 16,384 to 256 (or the number of PEs is in the range from 16 and 1,024), which meets the requirements of mobile devices in terms of the optimal performance and efficiency.
참고문헌 (10)
- W. Yoo, "Real-Time Parallel Remote Rendering for Mobile Devices using Graphics Processing Units", Proceedings of the IEEE International Conference on Multimedia and Expo, pp.902~907 (2010)
- N. Singhal, "Implementation and Optimization of Image Processing Algorithms on Embedded GPU", IEICE Trans. Inf. & Syst., E95-D(5), pp.1475~1484 (2012)
- I. K. Park, "Design and Performance Evaluation of Image Processing Algorithm on GPUs", IEEE Trans. Parallel Distrib. Syst., 22(1), pp.91~104 (2011)
- 안영호, "멀티코어 환경에서 커널 수준의 전력 관리 솔루션", 대한임베디드공학회논문지, 4(2), pp.50~54 (2009), 대한임베디드공학회
- 손동구, "매니코어 프로세서를 이용한 벡터 기반 래스터화 알고리즘 구현 및 성능평가", 대한임베디드공학회논문지, 8(2), pp.87~93 (2013), 대한임베디드공학회
- 최병국, "효율적인 영상데이터 처리를 위한 SIMD기반 매니코어 프로세서 구현", 한국컴퓨터정보학회논문지, 16(1), pp.1~10 (2011), 한국컴퓨터정보학회
- 김용민, "JPEG 인코더를 위한 고성능 병렬 프로세서 하드웨어 설계 및 검증", 대한임베디드공학회논문지, 6(2), pp.100~107 (2011), 대한임베디드공학회
- S. M. Chai, "Heterogeneous architecture models for interconnect-motivated system design", IEEE Trans. VLSI Systems, special issue on system level interconnect prediction, 8(6), pp.660~670 (2000)
- S. P. Nugent, "A Second Generation GENEric SYstems Simulator (GENESYS) for a Gigascale System-on-a-Chip (SoC)", 박사, pp.2005
- "International Technology Roadmap for Semiconductors 2011 Edition"[URL]