매니코어 프로세서 상에서 이산 웨이블릿 변환을 위한 성능 평가 및 분석
Performance Evaluation and Analysis for Discrete Wavelet Transform on Many-Core Processors
1
조회
0
다운로드
3
인용
0
참고문헌
키워드
초록
To meet the usage of discrete wavelet transform (DWT) on potable devices, this paper implements 2-level DWT using a reference many-core processor architecture and determine the optimal many-core processor. To explore the optimal many-core processor, we evaluate the impacts of a data-per-processing element ratio that is defined as the amount of data mapped directly to each processing element (PE) on system performance, energy efficiency, and area efficiency, respectively. This paper utilized five PE configurations (PEs=16, 64, 256, 1,024, and 4,096) that were implemented in 130nm CMOS technology with a 720MHz clock frequency. Experimental results indicated that maximum energy and area efficiencies were achieved at PEs=1,024. However, the system area must be limited 140mm2 and the power should not exceed 3 watts in order to implement 2-level DWT on portable devices. When we consider these restrictions, the most reasonable energy and area efficiencies were achieved at PEs=256.
Abstract
To meet the usage of discrete wavelet transform (DWT) on potable devices, this paper implements 2-level DWT using a reference many-core processor architecture and determine the optimal many-core processor. To explore the optimal many-core processor, we evaluate the impacts of a data-per-processing element ratio that is defined as the amount of data mapped directly to each processing element (PE) on system performance, energy efficiency, and area efficiency, respectively. This paper utilized five PE configurations (PEs=16, 64, 256, 1,024, and 4,096) that were implemented in 130nm CMOS technology with a 720MHz clock frequency. Experimental results indicated that maximum energy and area efficiencies were achieved at PEs=1,024. However, the system area must be limited 140mm2 and the power should not exceed 3 watts in order to implement 2-level DWT on portable devices. When we consider these restrictions, the most reasonable energy and area efficiencies were achieved at PEs=256.
참고문헌 (12)
- 유제택, "DSP와 FPGA의 Co-design을 이용한 원격측정용 임베디드 JPEG2000 시스템구현", 한국항공우주학회지, 39(9), pp.896~903 (2011), 한국항공우주학회
- 이만희, "GPU를 이용한 DWT 및 JPEG2000의 고속 연산", 전자공학회논문지 - SP, 44(6), pp.9~15 (2007), 대한전자공학회
- 이승권, "JPEG2000 이산웨이블릿변환의 컨볼루션기반 non-cascaded 아키텍처를 위한 pipelined parallel 최적화 설계", 전자공학회논문지 - SD, 46(7), pp.29~38 (2009), 대한전자공학회
- 서영호, "실시간 2차원 웨이블릿 영상압축기의 FPGA구현", 한국통신학회논문지, 27(7), pp.683~694 (2002), 한국통신학회
- 정갑천, "JPEG2000영상압축을 위한 라인 기반의 리프팅 DWT 구조 설계", 전자공학회논문지 - SD, 41(11), pp.1061~1068 (2004), 대한전자공학회
- A.D. Bias, "The UCSC Kestrel parallel processor", IEEE Transactions on Parallel and Distributed Systems, 16(1), pp.80~92 (2005)
- A. Gentile, "Portable video supercomputing", IEEE Transactions on Computers, 53(8), pp.960~973 (2004)
- Luong Van Huynh, "A Massively Parallel Algorithm for Fuzzy Vector Quantization", 정보처리학회논문지. 컴퓨터 및 통신시스템, 16(6), pp.411~418 (2009), 한국정보처리학회
- I. Daubechies, "Orthonormal bases of Compactly Supported Wavelets", Communications on Pure and Applied Mathematics, 41(7), pp.909~996 (1988)
- S.M. Chai, "Heterogeneous architecture models forinterconnect-motivated system design", IEEETransactions on VLSI Systems, 8(6), pp.660~670 (2000)
- A. Gentile, "The impact of grain size of the efficiency ofembedded SIMD image processing architecture", Journal of Parallel Distributed Computing, 64(11), pp.1318~1327 (2004)
- "International Technology Roadmap for Semic onductors 2009 Edition"[URL]