매니코어 프로세서를 이용한 벡터 기반 래스터화 알고리즘 구현 및 성능평가
Implementation and Performance Evaluation of Vector based Rasterization Algorithm using a Many-Core Processor
1
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
In this paper, we implemented and evaluated the performance of a vector-based rasterization algorithm of 3D graphics using a SIMD-based many-core processor that consists of 4,096 processing elements. In addition, we compared the performance and efficiency of the rasterization algorithm using the many-core processor and commercial GPU (Graphics Processing Unit) system which consists of 7 GPUs and each of which have 512 cores. Experimental results showed that the SIMD-based many-core processor outperforms the commercial GPU system in terms of execution time (3.13x speedup), energy efficiency (17.5x better), and area efficiency (13.3x better). These results demonstrate that the SIMD-based many-core processor has potential as an embedded mobile processor.
Abstract
In this paper, we implemented and evaluated the performance of a vector-based rasterization algorithm of 3D graphics using a SIMD-based many-core processor that consists of 4,096 processing elements. In addition, we compared the performance and efficiency of the rasterization algorithm using the many-core processor and commercial GPU (Graphics Processing Unit) system which consists of 7 GPUs and each of which have 512 cores. Experimental results showed that the SIMD-based many-core processor outperforms the commercial GPU system in terms of execution time (3.13x speedup), energy efficiency (17.5x better), and area efficiency (13.3x better). These results demonstrate that the SIMD-based many-core processor has potential as an embedded mobile processor.
참고문헌 (9)
- H.J. Woo, "A design of the embedded 3D graphics rendering processor for portable devices", 석사, pp.2004
- N. Singhal, "Implementation and Optimization of Image Processing Algorithms on Embedded GPU", IEICE Trans. Inf. & Syst., E95-D(5), pp.1475~1484 (2012)
- I.K. Park, "Design and Performance Evaluation of Image Processing Algorithm on GPUs", IEEE Trans. Parallel Distrib. Syst, 22(1), pp.91~104 (2011)
- 안영호, "멀티코어 환경에서 커널 수준의 전력 관리 솔루션", 대한임베디드공학회논문지, 4(2), pp.50~54 (2009), 대한임베디드공학회
- D.K. Shon, "Rasterization Algorithm based on Vector for Many Core Processor", Proceedings on Summer Conference of KISPS, pp.66~68 (2012)
- 최병국, "효율적인 영상데이터 처리를 위한 SIMD기반 매니코어 프로세서 구현", 한국컴퓨터정보학회논문지, 16(1), pp.1~10 (2011), 한국컴퓨터정보학회
- 김용민, "JPEG 인코더를 위한 고성능 병렬 프로세서 하드웨어 설계 및 검증", 대한임베디드공학회논문지, 6(2), pp.100~107 (2011), 대한임베디드공학회
- S.M. Chai, "Heterogeneous architecture models for interconnect-motivated system design", IEEE Trans. VLSI Systems, special issue on system level interconnect prediction, 8(6), pp.660~670 (2000)
- J.C. Eble, "A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001", Proceedings on International Conference of the Ninth Ann. IEEE ASIC, pp.193~196 (2001)