플래시 변환 계층을 위한 DPW-LRU 캐시 교체 알고리즘 분석 및 개선
Analysis and Improvement of the DPW-LRU Cache Replacement Algorithm for Flash Translation Layer
1
조회
0
다운로드
1
인용
0
참고문헌
키워드
초록
Although flash disks are being used widely instead of hard disks, it is difficult to optimize for effective utilization of flash disks because overwrite in place is impossible and the power consumption and time required for read, write, and erase operations are all different. One of these optimization issues is a cache management strategy to minimize write operations. The cache operates at two levels: an operating system equipped with flash disks and a translation layer within the flash disk. Most studies deal with the operating system-level cache strategy. In this study, we implement and analyse the DPW-LRU algorithm which is one of the recently proposed operating system cache replacement algorithms to apply to FTL, and grope with some improvements. As a result of the experiment, the DPW-LRU algorithm maintained superiority even in the FTL environment, and showed better performance with a slight improvement.
Abstract
Although flash disks are being used widely instead of hard disks, it is difficult to optimize for effective utilization of flash disks because overwrite in place is impossible and the power consumption and time required for read, write, and erase operations are all different. One of these optimization issues is a cache management strategy to minimize write operations. The cache operates at two levels: an operating system equipped with flash disks and a translation layer within the flash disk. Most studies deal with the operating system-level cache strategy. In this study, we implement and analyse the DPW-LRU algorithm which is one of the recently proposed operating system cache replacement algorithms to apply to FTL, and grope with some improvements. As a result of the experiment, the DPW-LRU algorithm maintained superiority even in the FTL environment, and showed better performance with a slight improvement.
참고문헌 (16)
- B. M. Fujio, "Semiconductor Memory Device and Method for Manufacturing the Same", US Patent 4531203, ~ (1985)
- 이형봉, "리눅스 FUSE 기반 경량 SSD 성능 평가 시뮬레이터 구현", 디지털콘텐츠학회논문지, 20(12), pp.2545~2553 (2019), 한국디지털콘텐츠학회[DOI]
- V. Mohan, "Modeling Power Consumption of NAND Flash Memories Using FlashPower", IEEE Transactions on Computer-Aided Design of Integrated Circuit and Stsrems, 32(7), pp.1031~1044 (2013)
- "Samsung SSD 850 Pro Data Sheet Rev. 3" (2017)[URL]
- C. N. Park, "A Reconfigurable FTL(Flash Translation Layer)Architecture for NAND Flash-Based Applications", ACM Transactions on Embedded Computing Systems, 7(4), pp.1~23 (2008)
- Y. Yuan, "DPW-LRU : An Efficient Buffer Management Policy Based on Dynamic Page Weight for Flash Memory in Cyber-Physical System", IEEE Access(Distributed Computing Infrastructure for Cyber-Physical Systems), 7, pp.58810~58821 (2019)
- 이형봉, "SSD FTL의 캐시 메커니즘에 대한 심층 분석 및 개선", 대한임베디드공학회논문지, 15(1), pp.9~16 (2020), 대한임베디드공학회[DOI]
- 황상호, "CL 트리: 낸드 플래시 시스템에서 캐시 색인 리스트를 활용하는 B+ 트리", 한국컴퓨터정보학회논문지, 20(4), pp.1~10 (2015), 한국컴퓨터정보학회
- S. Y, "CFLRU : A Replacement Algorithm for Flash Memory", Proceedings of the 2006international conference on Compilers, architecture and synthesis for embedded systems(CASES'06), pp, pp.234~241 (2006)
- H. Y. Jung, "`LRU-WSR : Integration of LRU and Writes Sequence Reordering for Flash Memory", IEEE Transactions on Consumer Electronics, 54(3), pp.1215~1223 (2008)
- Z. Li, "CCF-LRU : A New Buffer Eeplacement Algorithm for Flash Memory", IEEE Transactions on Consumer Electronics, 55(3), pp.1351~1359 (2009)
- P. Jin, "AD-LRU : An Efficient Buffer Eeplacement Algorithm for Flash-based Databases", Data Knowledge Engineering, 72, pp.83~102 (2012)
- J. Cui, "PT-LRU : A Probabilistic Page Replacement Algorithm for NAND Flash-based Consumer Electronics", IEEE Transactions on Consumer Electronics, 60(4), pp.614~622 (2014)
- "UMass I/O Trace Repository"[URL]
- 이형봉, "NAND 플래시 변환 계층에서 전력 소모에 영향을 미치는 페이지 캐싱 전략의 비교ㆍ분석", 대한임베디드공학회논문지, 13(3), pp.109~116 (2018), 대한임베디드공학회[DOI]