데이터 출현 빈도를 이용하여 코드 밀도를 조절하는데이터 스크램블링 기법
Data Scrambling Scheme that Controls Code Density with Data Occurrence Frequency
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
기존 데이터 스크램블링 기법은 랜덤한 코드를 생성한다. 이와 다르게 우리는 생성하는 코드의 밀도를 다르게 만드는 가변 밀도 스크램블링기법을 제안한다. 먼저 코드 밀도를 다르게 만드는 조건과 방법에 대해 설명한다. 다음으로 가변 밀도 스크램블링 기법을 플래시 메모리에 적용하여특정 셀 상태가 더 많이 발생하도록 한다. 특히 플래시 메모리의 에러율을 제한하기 위하여, 가변 밀도 스크램블링 기법은 코드의 밀도를 조절하여모든 셀 상태 중 중간 상태를 가지는 셀 비율을 높일 수 있다. 윈도우즈와 리눅스 시스템의 데이터에 가변 밀도 스크램블링 기법을 적용하였으며,실험 결과는 가변 밀도 스크램블링 기법이 중간과 가까운 상태를 가지는 셀의 비율을 증가시킴을 보여준다.
Abstract
Most data scrambling schemes generate pure random codes. Unlike these schemes, we propose a variable density scrambling scheme(VDSC) that differentiates densities of generated codes. First, we describe conditions and methods to translate plain codes to cipher codeswith different densities. Then we apply the VDSC to flash memory such that preferred cell states occur more than others. To restrainerror rate, specifically, the VDSC controls code densities so as to increase the ratio of center state among all possible cell states in flashmemory. Scrambling experiments of data in Windows and Linux systems show that the VDSC increases the ratio of cells having near-centerstates in flash memory.
참고문헌 (16)
- K. Lee, "Analysis of failure mechanisms and extraction of Activation Energies(Ea)in 21-nm nand flash cells", IEEE Electron Device Letters, 34(1), pp.48~50 (2013)
- K. Lee, "Analysis of failure mechanisms in erased state of sub 20-nm nand flash memory", 2014 44th European Solid State Device Research Conference (ESSDERC), pp.58~61 (2014)
- Y. Cai, "Characterizing, exploiting, and mitigating vulnerabilities in MLC NAND flash memory programming", ~ (2018)
- Y. Cai, "Vulnerabilities in MLC NAND flash memory programming : Experimental analysis, exploits, and mitigation techniques", 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp.49~60 (2017)
- 장재원, "Data Randomization Scheme for Endurance Enhancement and Interference Mitigation of Multilevel Flash Memory Devices", ETRI Journal, 35(1), pp.166~169 (2013), 한국전자통신연구원
- C. Kim, "A 21nm high performance 64Gb MLC NAND flash memory with 400MB", s asynchronous toggle DDR interface, 2011 (2011), 196~197
- N. Sommer, "Data scrambling schemes for memory devices, US Patent (US 8,261,159 B1)", ~ (2012)
- S. Tanakamaru, "Highly reliable and low power SSD using asymmetric coding and stripe bitline-pattern elimination programming", IEEE Journal of Solid-State Circuits, 47(1), pp.85~96 (2012)
- Q. Xu, "Write pattern format algorithm for reliable NAND-Based SSDs", IEEE Transactions on Circuits and Systems II : Express Briefs, 61(7), pp.516~520 (2014)
- W. Zhang, "Bit-Flipping schemes upon MLC flash : Investigation, implementation, and evaluation", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 38(4), pp.780~784 (2019)
- P. Cappelletti, "Failure mechanisms of flash cell in program", erase cycling, 1994, 291~294
- C. Lee, "A 32-Gb MLC NAND flash memory with vth endurance enhancing schemes in 32 nm CMOS", IEEE Journal of Solid-State Circuits, 46(1), pp.97~106 (2011)
- D. Wei, "NRC : A nibble remapping coding strategy for NAND flash reliability extension", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 35(11), pp.1942~1946 (2016)
- J. Guo, "DPA : A data pattern aware error prevention technique for NAND flash lifetime extension", 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), pp.592~597 (2014)
- W. Lee, "Interpage-based endurance-enhancing lower state encoding for MLC and TLC flash memory storages", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27(9), pp.2033~2045 (2019)
- N. Mielke, "Bit error rate in NAND flash memories", IEEE International Reliability Physics Symposium, pp.9~17 (2008)