3D IC 열관리를 위한 TSV Liquid Cooling System
TSV Liquid Cooling System for 3D Integrated Circuits
1
조회
0
다운로드
11
인용
0
참고문헌
키워드
초록
3D integrated circuit(IC) technology with TSV(through Si via) liquid cooling system is discussed. As a device scales down, both interconnect and packaging technologies are not fast enough to follow transistor's technology. 3D IC technology is considered as one of key technologies to resolve a device scaling issue between transistor and packaging. However, despite of many advantages, 3D IC technology suffers from power delivery, thermal management, manufacturing yield, and device test. Especially for high density and high performance devices, power density increases significantly and it results in a major thermal problem in stacked ICs. In this paper, the recent studies of TSV liquid cooling system has been reviewed as one of device cooling methods for the next generation thermal management.
Abstract
3D integrated circuit(IC) technology with TSV(through Si via) liquid cooling system is discussed. As a device scales down, both interconnect and packaging technologies are not fast enough to follow transistor's technology. 3D IC technology is considered as one of key technologies to resolve a device scaling issue between transistor and packaging. However, despite of many advantages, 3D IC technology suffers from power delivery, thermal management, manufacturing yield, and device test. Especially for high density and high performance devices, power density increases significantly and it results in a major thermal problem in stacked ICs. In this paper, the recent studies of TSV liquid cooling system has been reviewed as one of device cooling methods for the next generation thermal management.
참고문헌 (40)
- B. Dang, "Revolutionary Nanosilicon Ancillary Technologies for Ultimate-Performance Gigascale Systems", Proc. IEEE CICC, San Jose, 421, IEEE SSCS, 2007, ~
- G. G. Shahidi, "Evolution of CMOS Technology at 32 nm and Beyond", Proc. IEEE CICC, San Jose, 413, IEEE SSCS, 2007, ~
- J. W. Joyner, "Global Interconnect Design in a Three-Dimensional System-on-a-Chip", IEEE Tran. VLSI Systems, 12, pp.367~ (2004)
- R. S. List, "3D Wafer Stacking Technology", Proc. AMC, 18, pp.29~ (2002)
- J. Balachandran, "Wafer-Level Package Interconnect Options", IEEE VLSI Systems, 14(6), pp.654~ (2006)
- 김은경, "Overview of High Performance 3D-WLP", 한국재료학회지, 17(7), pp.371~375 (2007), 한국재료학회
- E. Kim, "Yield Challenges in Wafer Stacking Technology", Microelectron. Reliab, 48, pp.1102~ (2008)
- Y. Kim, "Wafer Warpage Analysis of Stacked Wafers for 3D Integration", Microelectron. Eng, 89, pp.46~ (2012)
- G. Huang, "Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication", IEEE EPEPS, pp.205~ (2007)
- G. Y. Tang, "Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules", IEEE Trans. Compon. Packag. Technol, 33(1), pp.184~ (2010)
- A. J. McNamara, "Characterization of Nanostructured Thermal Interface Materials: A Review", Int. J. Therm. Sci, 62, pp.2~ (2011)
- Jun Xu, "Enhancement of Thermal Interface Materials with Carbon Nanotube Arrays", Int. J. Heat Mass Transfer, 49(9-10), pp.1658~ (2006)
- A. Hamdan, "Characterization of a Liquid-Metal Microdroplet Thermal Interface Material", Exp. Therm. Fluid Sci, 35(7), pp.1250~ (2011)
- S. N. Paisner, "Nanotechnology and Mathematical Methods for High-Performance Thermal Interface Materials", pp.36~ (2008), Global SMT & Packag
- J. Darabi, "Development of a Chip-Integrated Micro Cooling Device", Microelectron. J, 34(11), pp.1067~ (2003)
- Y. M. Hung, "Effects of Geometric Design on Thermal Performance of Star-Groove Micro-Heat Pipes", Int. J. Heat Mass Transfer, 54(5-6), pp.1198~ (2011)
- J. Vaes, "Challenges of Copper Through Silicon Via (TSV) Metallization for 3D-Stacked IC Integration", Microelectron. Eng., 88(50), pp.745~ (2011)
- R. Hon, "Multi-Stack Flip Chip 3D Packaging with Copper Plated Through-Silicon Vertical Interconnection", IEEE EPTC, pp.384~ (2005)
- G. Upadhya, "Micro-Scale Liquid Cooling System for High Heat Flux Processor Cooling Applications", IEEE STMMS, pp.116~ (2006)
- S. C. Mohapatra, "Advances in Liquid Coolant Technologies for Electronics Cooling", IEEE STMMS, pp.354~ (2005)
- Y. Wei, "Stacked Microchannel Heat Sinks for Liquid Cooling of Microelectronic Components", ASME J. Electron. Packag, 126, pp.60~ (2004)
- H. Oprins, "On-chip Liquid Cooling with Integrated Pump Technology", IEEE Trans. Compon. Packag. Technol, 30(2), pp.209~ (2007)
- H. Y. Zhang, "Development of Liquid Cooling Techniques for Flip Chip Ball Grid Array Packages with High Flux Heat Dissipations", IEEE Trans. Compon. Packag. Technol, 28(1), pp.127~ (2005)
- P. S. Lee, "Experimental Study on Laminar Heat Transfer in Microchannel Heat Sink", IEEE ITHERM, pp.379~ (2002)
- J. Li, "Geometric Optimization of a Micro Heat Sink with Liquid Flow", IEEE Trans. Compon. Packag. Technol, 29(1), pp.145~ (2006)
- T. Chen, "Flow Boiling Heat Transfer to a Dielectric Coolant in a Microchannel Heat Sink", Trans. Compon. Packag. Technol, 30(1), pp.24~ (2007)
- J. Lee, "Low-Temperature Two-Phase Microchannel Cooling for High-Heat-Flux Thermal Management of Defense Electronics", IEEE Trans. Compon. Packag. Technol, 32(2), pp.453~ (2009)
- T. Brunschwiler, "Interlayer Cooling Potential in Vertically Integrated Packages", Microsystem Tech, 15, pp.57~ (2009)
- Y. Zhang, "Coupled Electrical and Thermal 3D IC Centric Microfluidic Heat Sink Design and Technology", Proc. 61th ECTC, Lake Buena Vista, 2037, IEEE CPMT (2011)
- B. Dang, "Integrated Thermal- Fluidic I", O Interconnects for an On-Chip Microchannel Heat Sink, 2006, pp.27, 117~
- M. Bakir, "3D Heterogeneous Integrated Systems: Liquid Cooling, Power Delivery, and Implementation", Proc. IEEE CICC, San jose, 663, IEEE SSCS, 2008, ~
- D. Sekar, "A 3D-IC Technology with Integrated Microchannel Cooling", IEEE IITC, pp.13~ (2008)
- N. Khan, "3-D Packaging With Through- Silicon Via (TSV) for Electrical and Fluidic Interconnections", IEEE Trans. Comp., Packag., Manuf. Technol, 3(2), pp.221~ (2013)
- A. Yu, "Fabrication of Silicon Carriers with TSV Electrical Interconnections and Embedded Thermal Solutions for High Power 3-D Package", Proc. 58th ECTC, Lake Buena Vista, 24, IEEE CPMT (2008)
- J. H. Lau, "Effects of TSVs (Through-Silicon Vias) on Thermal Performances of 3D IC Integration System- In-Package (SiP)", Microelectron. Reliab, 52, pp.2660~ (2012)
- T. G. Yue, "Fluidic Interconnects in Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules", Proc. 10th EPTC, Singapore, 552, IEEE Reliability, ED, pp.2008[DOI]
- H. Mizunuma, "Thermal Modeling for 3D-ICs with Integrated Microchannel Cooling", IEEE ICCAD, pp.256~ (2009)
- B. Shi, "Hybrid 3D-IC Cooling System Using Micro-fluidic Cooling and Thermal TSVs", IEEE ISVLSI, pp.33~ (2012)
- D. Kearney, "A Liquid Cooling Solution for Temperature Redistribution in 3D IC Architectures", Microelectron. J, 43(9), pp.602~ (2012)