RtMLF(Routable Molded Lead Frame) 패키지 소개 및 응용
Introduction of Routable Molded Lead Frame and its Application
1
조회
0
다운로드
2
인용
0
참고문헌
키워드
초록
리드프레임의 우수한 열적/전기적 특성을 유지하면서 많은 I/O수를 수용할 수 있는 구조, 그리고 라미네이트의 디자인 팬인(Fan-in) 및 팬아웃(Fan-out) 설계 유연성을 유지하면서 가격경쟁력을 향상 시킬 수 있는 몰딩기판(Molded substrate)을 기반으로 한 RtMLF(Routable Molded Lead Frame) 패키지를 개발하였다. 개발된 패키지의 구조적특징을 이용하여, 열적 전기적 성능의 우수성을 시뮬레이션을 통해서 확인하였으며, 제조 및 신뢰성 분석을 수행하여 생산 적용 가능성을 확인하였다.
Abstract
RtMLF (Routable Molded Lead Frame) based on molded substrate has been developed to maximize advantages of both leadframe product which has high thermal and electrical performance and laminate product which accommodates more I/O count and keeps fan-in/fan-out design flexibility. Due to its structural features, RtMLF provided excellent thermal and electrical performance which was confirmed with simulation. The RtMLF samples were manufactured and its reliability analysis was done to evaluate the opportunities of the production and application.
참고문헌 (10)
- S. K. Saha, "Emerging business trends in the semiconductor industry", Technology Management in the IT-Driven Services (PICMET), pp.2744~ (2013), IEEE
- A. Battestini, "Creating Next Generation Applications and Services for Mobile Devices: Challenges and Opportunities", Proc. 18th Personal, Indoor and Mobile Radio Communications (PIMRC), pp.1~ (2007), IEEE
- M. A. Bolanos, "Semiconductor integrated circuit packaging technology challenges - next five years", Electronics Materials and Packaging (EMAP), pp.6~ (2005), IEEE
- E. McGibney, "An overview of electrical characterization techniques and theory for IC packages and interconnects", IEEE Components, Packaging, and Manufacturing Technology Society (CPMT), 29(1), pp.131~ (2006)
- S. H. Hong, "Characteristics of Lead Frame Chip Scale Package (LF-CSP)", Proc. 1st Korea-Japan Advanced Semiconductor Packaging Technology Seminar, pp.63~ (1999), The Korean Microelectronics and Packaging Society
- P. Garrou, "Wafer Level Chip Scale Packaging (WLCSP): an overview", Advanced Packaging, 23(2), pp.198~ (2000), IEEE
- Y. Okayama, "Development of a novel Wafer-Level-Packaging technology using laminating process", Pro. 59th Electronic Components and Technology Conference, (ECTC), pp.892~ (2009), IEEE
- E. J. Vardaman, "2013 Flip chip and WLP: Recent Developments and Market Forecasts", TechSearch, pp.107~ (2013)
- 김현호, "The Effects of UBM and SnAgCu Solder on Drop Impact Reliability of Wafer Level Package", 마이크로전자 및 패키징학회지, 17(3), pp.65~69 (2010), 한국마이크로전자및패키징학회
- T. Y. Tsai, "Structural design optimization for board-level drop reliability of waferlevel chip-scale packages", Microelectronics Reliability, 48(5), pp.757~ (2008)