Novel Low-Volume Solder-on-Pad Process for Fine Pitch Cu Pillar Bump Interconnection
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
Novel low-volume solder-on-pad (SoP) process is proposed for a fine pitch Cu pillar bump interconnection. A novel solder bumping material (SBM) has been developed for the 60 μm pitch SoP using screen printing process. SBM, which is composed of ternary Sn-3.0Ag-0.5Cu (SAC305) solder powder and a polymer resin, is a paste material to perform a fine-pitch SoP in place of the electroplating process. By optimizing the volumetric ratio of the resin, deoxidizing agent, and SAC305 solder powder; the oxide layers on the solder powder and Cu pads are successfully removed during the bumping process without additional treatment or equipment. The Si chip and substrate with daisy-chain pattern are fabricated to develop the fine pitch SoP process and evaluate the fine-pitch interconnection. The fabricated Si substrate has 6724 under bump metallization (UBM) with a 45 μm diameter and 60 μm pitch. The Si chip with Cu pillar bump is flip chip bonded with the SoP formed substrate using an underfill material with fluxing features. Using the fluxing underfill material is advantageous since it eliminates the flux cleaning process and capillary flow process of underfill. The optimized interconnection process has been validated by the electrical characterization of the daisy-chain pattern. This work is the first report on a successful operation of a fine-pitch SoP and micro bump interconnection using a screen printing process.
Abstract
Novel low-volume solder-on-pad (SoP) process is proposed for a fine pitch Cu pillar bump interconnection. A novel solder bumping material (SBM) has been developed for the 60 μm pitch SoP using screen printing process. SBM, which is composed of ternary Sn-3.0Ag-0.5Cu (SAC305) solder powder and a polymer resin, is a paste material to perform a fine-pitch SoP in place of the electroplating process. By optimizing the volumetric ratio of the resin, deoxidizing agent, and SAC305 solder powder; the oxide layers on the solder powder and Cu pads are successfully removed during the bumping process without additional treatment or equipment. The Si chip and substrate with daisy-chain pattern are fabricated to develop the fine pitch SoP process and evaluate the fine-pitch interconnection. The fabricated Si substrate has 6724 under bump metallization (UBM) with a 45 μm diameter and 60 μm pitch. The Si chip with Cu pillar bump is flip chip bonded with the SoP formed substrate using an underfill material with fluxing features. Using the fluxing underfill material is advantageous since it eliminates the flux cleaning process and capillary flow process of underfill. The optimized interconnection process has been validated by the electrical characterization of the daisy-chain pattern. This work is the first report on a successful operation of a fine-pitch SoP and micro bump interconnection using a screen printing process.
참고문헌 (17)
- A. Yu, "Fabrication of High Aspect Ratio TSV and Assembly with Fine-Pitch Low-Cost Solder Microbump for Si Interposer Technology with High-Density Interconnects", IEEE Transactions on Components, Packaging, Manufacturing Technologies (CPMT), 1(9), pp.1336~ (2011)
- Y. Orii, "Ultrafinepitch C2 Flip Chip Interconnections with Solder-Capped Cu Pillar Bumps", Proc. of the 59th Electronic Components and Technology Conference (ECTC), pp.948~ (2009)
- Y. H. Hu, "3D Stacking Using Cu-Cu Direct Bonding for 40 μm Pitch and Beyond", Proc. of the 4th European System Integration Technology Conference (ESTC) (2012)
- R. Agarwal, "High Density Cu-Sn TLP Bonding for 3D Integration", Proc. of the 59th Electronic Components and Technology Conference (ECTC), pp.345~ (2009)
- 김민수, "플렉서블 기반 미세 무연솔더 범프를 이용한 칩 접합 공정 기술", 마이크로전자 및 패키징학회지, 19(3), pp.15~20 (2012), 한국마이크로전자및패키징학회[DOI]
- 김준범, "3차원 적층 패키지를 위한 Cu", Ni, Sn-Ag, pp.Cu 미세 범프 구조의 열처리에 따른 금속간 화합물 성장 거동 분석, 마이크로전자 및 패키징학회지[DOI]
- Kwang-Seong Choi, "Novel Maskless Bumping for 3D Integration", ETRI Journal, 32(2), pp.342~344 (2010), 한국전자통신연구원
- 최광성, "Novel Bumping Material for Solder-on-Pad Technology", ETRI Journal, 33(4), pp.637~640 (2011), 한국전자통신연구원
- Yong-Sung Eom, "Characterization of a Hybrid Cu Paste as an Isotropic Conductive Adhesive", ETRI Journal, 33(6), pp.864~870 (2011), 한국전자통신연구원
- Ki-Jun Sung, "Novel Bumping and Underfill Technologies for 3D IC Integration", ETRI Journal, 34(5), pp.706~712 (2012), 한국전자통신연구원
- 최광성, "Novel Bumping Process for Solder on Pad Technology", ETRI Journal, 35(2), pp.340~343 (2013), 한국전자통신연구원
- 엄용성, "Optimization of Material and Process for Fine Pitch LVSoP Technology", ETRI Journal, 35(4), pp.625~631 (2013), 한국전자통신연구원[DOI]
- 손지혜, "HV-SoP Technology for Maskless Fine-Pitch Bumping Process", ETRI Journal, 37(3), pp.523~532 (2015), 한국전자통신연구원[DOI]
- "Requirements for Soldering Pastes", IPC Std. J-STD-005, ~
- Y.-S. Eom, "Characterization of Polymer Matrix and Low Melting Point Solder for Anisotropic Conductive Film", Microelectron. Eng, 85, pp.327~ (2008)
- Yong-Sung Eom, "Electrical Interconnection with a Smart ACA Composed of Fluxing Polymer and Solder Powder", ETRI Journal, 32(3), pp.414~421 (2010), 한국전자통신연구원
- 엄용성, "Characterization of Fluxing and Hybrid Underfills with Micro-encapsulated Catalyst for Long Pot Life", ETRI Journal, 36(3), pp.343~351 (2014), 한국전자통신연구원[DOI]