본문 바로가기
KERD
논문KCI 등재

차세대 반도체 패키징: 실리콘 포토닉스 기반 Co-packaged Optics의 연구 개발 현황

Next-Generation Semiconductor Packaging: Status of Co-Packaged Optics based on Silicon Photonics

0

조회

0

다운로드

0

인용

0

참고문헌

키워드

주제분류재료공학

초록

인공지능(AI) 기술의 급속한 발전이 대규모 데이터 처리에 대한 수요를 크게 증가시킴에 따라 반도체 패키징에서 Optical I/O 기술의 중요성이 부각되고 있다. 특히 AI 모델과 고성능 컴퓨팅(HPC) 시스템이 점점 더 복잡해지면서, “Interconnect Wall” 또는 “Power Wall”으로 불리는 인터커넥트 병목현상을 극복하는 것이 더욱 중요해지고 있다. 이러한 병목현상 극복을 위해 Co-Packaged Optics(CPO)가 해결책으로 떠오르고 있으며, 이를 통해 AI 및 HPC 시스템에 필요한 고속 데이터 전송이 이뤄질 것으로 기대되고 있다. 본 논문에서는 거대 AI 모델 연산을 위한 차세대 HPC 컴퓨팅노드의 고속, 저전력, 저지연 네트워크를 위한 실리콘 포토닉스 기반 CPO 기술에 대해 소개하고, 특히, CPO를 기반으로고도화되고 있는 첨단 패키징 분야의 Opto-chiplet(광학칩렛) 패키징 기술에 대한 현황과 향후 전망을 제시해 보고자 한다.

Abstract

The rapid advancement of artificial intelligence (AI) technology has significantly increased the demand for large-scale data processing, highlighting the significant role of Optical I/O technology in semiconductor packaging. As AI models and high-performance computing (HPC) systems continue to grow in complexity, overcoming challenges such as the “Interconnect Wall” or “Power Wall,” which refer to interconnect bottlenecks, has become increasingly crucial. To address these challenges, Co-packaged Optics (CPO) has emerged as a promising solution, designed to enable the highspeed data transmission critical for AI and HPC systems. This paper will present Optical Interconnects, Silicon Photonics, and CPO as essential components for enhancing energy efficiency in next-generation AI and HPC implementations. In this paper, we introduce silicon photonics-based CPO technology for high-speed, low-power, and low-latency networks in next-generation HPC computing nodes designed to handle massive AI model operations. In particular, we examine the latest trends in advanced packaging—including Opto-chiplet packaging—built upon CPO and discuss its current status and future outlook.

참고문헌 (29)

  1. "The Inference Cost of Search Disruption" (2023)[URL]
  2. Minsuk Suh, "Technology Trends of Semiconductor Package for ESG", J. Microelectron. Packag. Soc, 30(3), pp.35~39 (2023)
  3. "Computation vs. Communication Scaling for Future Transformers on Future Hardware" (2023)[URL]
  4. G. Keeler, "Proceedings of the DARPA Electronics Resurgence Initiative (ERI) Summit", Detroit, ~ (2019)
  5. Heeju Kim, "Artificial Intelligence Semiconductor and Packaging Technology Trend", J. Microelectron. Packag. Soc, 30(3), pp.11~19 (2023)
  6. L. Su, "1. 1 Innovation for the Next Decade of Compute Efficiency", International Solid-State Circuits Conference (ISSCC), pp.8~12 (2023)
  7. "Intel Demonstrates First Fully Integrated Optical I/O Chiplet" (2024)[URL]
  8. K. Z hang, ".1 Semiconductor Industry: Present & Future", International Solid-State Circuits Conference (ISSCC), pp.10~15 (2004)
  9. "Silicon Photonics: From Transceivers to Speed-of-Light AI" (2023)[URL]
  10. N. Margalit, "Perspective on the Future of Silicon Photonics and Electronics", Appl. Phys. Lett, 118(22), pp.220501~ (2021)
  11. "Co-Packaged Optics (CPO) Market Outlook &Packaging Technology Trends" (2024)[URL]
  12. "Intel Unveils Industry-Leading Glass Substrates to Meet Demand for More Powerful Compute" (2023)[URL]
  13. "Co-Packaging Framework Document" (2022)[URL]
  14. "UCIe™ Specification 2.0" (2022)[URL]
  15. Eunchae Noh, "Recent Advances in Fine Pitch Cu Pillar Bumps for Advanced Semiconductor Packaging", J. Microelectron. Packag. Soc, 30(3), pp.1~10 (2023)
  16. C. Sun, "Photonics for Die-to-Die Interconnects : Links and Optical I", O Chiplets, 2024, ~[DOI]
  17. "GlobalFoundries Announces Next Generation in Silicon Photonics Solutions and Collaborates with Industry Leaders to Advance a New Era of More in the Data Center" (2022)[URL]
  18. S. Kannan, "High Density Integration of Silicon Photonic Chiplets for 51. 2T Co-Packaged Optics", 74th Electronic Components and Technology Conference (ECTC), pp.81~84 (2024)
  19. "Introducing Intel’s Advances in Silicon Photonics" (2004)[URL]
  20. "Intel Divests Its Pluggable Optical Module Business" (2023)[URL]
  21. "Jabil Takes on Intel's Silicon Photonics Transceiver Module Business" (2023)[URL]
  22. N. Psaila, "Detachable Optical Chiplet Connector for Co-Packaged Photonics", J. Lightwave Technol, 41(19), pp.6315~6323 (2023)
  23. P. Tadayon, "Optical Interconnects: Path to High Volume Manufacturing", Optical Fiber Communication Conference (OFC), Technical Digest Series, pp.M4A.2~ (2024), Optica Publishing Group
  24. L. Brusberg, "Glass Platform for Co-Packaged Optics", IEEE J. Sel. Top. Quantum Electron, 29(3), pp.1~10 (2023)
  25. L. Brusberg, "Glass Substrate with Integrated Waveguides for Surface Mount Photonic Packaging", J. Lightwave Technol, 39(4), pp.912~919 (2021)
  26. L. Brusberg, "Ultra Low-Loss Ion-Exchange Waveguides in Optimized Alkali Glass for Co-Packaged Optics", 74th Electronic Components and Technology Conference (ECTC) (2024)
  27. P. Xu, "Low-Loss, Multi-Reticle Stitched SiN Waveguides for 300mm Wafer-Level Optical Interconnects", Optical Fiber Communication Conference (OFC), pp.1~3 (2024)
  28. P. Xu, "Collective Die-to-Wafer Bonding Enabling Low-Loss Evanescent Coupling for Optically Interconnected System-on-Wafer", Optical Fiber Communication Conference (OFC), pp.1~3 (2024)
  29. K. Kennes, "Collective Die-to-Wafer Assembly Process for Optically Interconnected System-on-Wafer", IEEE 74th Electronic Components and Technology Conference (ECTC), pp.1392~1397 (2024)

관련 논문AI추천

이 간행물의 다른 논문 (12건)