본문 바로가기
KERD
논문KCI 등재

Dual-Core High-Swing Class-C VCO design

김태연|김병성
반도체설계교육센터 (IC DESIGN EDUCATION CENTER)|2020.10|IDEC Journal of Integrated Circuits and Systems|제6권 제4호|pp. 12-16|DOI 10.23075/jicas.2020.6.4.003

1

조회

0

다운로드

0

인용

0

참고문헌

키워드

phase noiseFigure of merit (FoM)low-noise oscillatorsvoltage-controlled oscillators

초록

We utilize the idea of reducing phase noise (PN) by combining multiple oscillators. The dual core LC-tank oscillator is based on a high-swing class-C topology and realized in 65-nm CMOS process. As a result of simulation, it is tunable within 1.12-1.25 GHz, while drawing 1.7 mA from a 1.2 V power supply. Phase noise and figure-of-merit (FOM) are −135.0 dBc/Hz and 194 dB at 1MHz, respectively, from a 1.12 GHz carrier frequency.

Abstract

We utilize the idea of reducing phase noise (PN) by combining multiple oscillators. The dual core LC-tank oscillator is based on a high-swing class-C topology and realized in 65-nm CMOS process. As a result of simulation, it is tunable within 1.12-1.25 GHz, while drawing 1.7 mA from a 1.2 V power supply. Phase noise and figure-of-merit (FOM) are −135.0 dBc/Hz and 194 dB at 1MHz, respectively, from a 1.12 GHz carrier frequency.

참고문헌 (17)

  1. S. A. -R. Ahmadi-Mehr, "Analysis and design of a multi-core oscillator for ultra-low phase noise", IEEE Trans. Circuits Syst. I, Reg. Papers, 63(4), pp.529~539 (2016)
  2. M. Babaie, "A class-F CMOS oscillator", IEEE J. Solid-State Circuits, 48(12), pp.3120~3133 (2013)
  3. L. Fanori, "Class-D CMOS oscillators", IEEE J. SolidState Circuits, 48(12), pp.3105~3119 (2013)
  4. M. Babaie, "An ultra-low phase noise class-F2 CMOS oscillator with 191 dBc", Hz FoM and long-term reliability, 2015, pp.50(3), 679~692
  5. P. Andreani, "On the phase-noise and phase-error performances of multiphase LC CMOS VCOs", IEEE J. Solid-State Circuits, 39(11), pp.1883~1893 (2004)
  6. A. Mazzanti, "Class-C harmonic CMOS VCOs, with a general result on phase noise", IEEE J. Solid-State Circuits, 43(12), pp.2716~2729 (2008)
  7. Z. Wang, "Analysis of current efficiency for cmos class-b lc oscillators", IEEE Trans. Circuits Syst. I, Reg. Papers, 62(5), pp.1345~1352 (2015)
  8. M. Garampazi, "An intuitive analysis of phase noise fundamental limits suitable for benchmarking LC oscillators", IEEE J. SolidState Circuits, 49(3), pp.635~645 (2014)
  9. M. Tohidian, "Dual-core high-swing class-C oscillator with ultra-low phase noise", Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC), pp.243~246 (2013)
  10. D. Leeson, "A simple model of feedback oscillator noise spectrum", Proc. IEEE, 54(2), pp.329~330 (1966)
  11. M. Tohidian, "High-swing class-C VCO", Proc. ESSCIRC, pp.495~498 (2011)
  12. B. Razavi, "RF Microelectronics" (2011), Prentice-Hall
  13. H. -C. Chang, "Phase noise in coupled oscillators : Theory and experiment", IEEE Trans. Microwave Theory Tech, 45(5), pp.604~615 (1997)
  14. X. Cao, "Phase noise reduction in scanning oscillator arrays", IEEE MTT-S Int. Microw. Symp. Dig, 2, pp.769~772 (1995)
  15. L. Romano, "Multiphase LC oscillators", IEEE Trans. Circuits Syst. I, Reg. Papers, 53(7), pp.1579~1588 (2006)
  16. A. Mirzaei, "The quadrature LC oscillator : A complete portrait based on injection locking", IEEE J. Solid-State Circuits, 42(9), pp.1916~1932 (2007)
  17. C. -M. Hung, "A digitally controlled oscillator system for SAW-less transmitters in cellular handsets", IEEE J. Solid-State Circuits, 41(5), pp.1160~1170 (2006)

관련 논문AI추천

A 7–8.5 GHz LC Voltage-Controlled Oscillator with –111.7 dBc/Hz Phase Noise at 1-MHz offset for Ultra-Low-Jitter Phase-Locked Loop조용우, 채문재, 최재혁반도체설계교육센터 · IDEC Journal of Integrated Circuits and Systems2023 · 제9권 제1호Design of a CMOS Current-reuse LC VCO류지열, 성명우, Habib Rastegar반도체설계교육센터 · IDEC Journal of Integrated Circuits and Systems2018 · 제4권 제1호A 17.5 GHz VCO with 1/4 Frequency Divider Chain Based on 65-nm CMOS Technology금우용, 김도윤, 손희강, 유정환, 이재성반도체설계교육센터 · IDEC Journal of Integrated Circuits and Systems2023 · 제9권 제1호A Widely Tunable K-band Voltage-Controlled Oscillator손현진, 신동준, 양종렬, 최의규반도체설계교육센터 · IDEC Journal of Integrated Circuits and Systems2022 · 제8권 제2호Design of a 12 to 14.5 GHz Digitally-Controlled Oscillator for an Ultra-Low-Jitter PLL방주은, 조용우, 최서진, 최재혁반도체설계교육센터 · IDEC Journal of Integrated Circuits and Systems2021 · 제7권 제1호A Design of LC-tuned Sinusoidal VCOs Using OTA-C Active Inductors손상희, 정원섭한국전기전자학회 · 전기전자학회논문지2007 · 제11권 제3호

이 간행물의 다른 논문 (4건)

A Wireless Power Transfer Devices Using Non-Radiant/Radiant Structure최순호, 전상규, 오태섭, 이강윤, 김재빈, 조종완pp. 1-6Analysis of the Power Conversion Modes for Power-Efficient Energy Harvesting Interfaces김현진, 김철우pp. 7-11Fully Integrated Ka-Band Power Amplifier with Parallel Power Combiner using Single-Winding Transformer안현진, 이옥구pp. 17-22MV – HEVC Chip Design Using High Level Synthesis하혜빈, 박상언, Wei Liu, 조용범pp. 23-28
원문 보기