본문 바로가기
KERD
논문KCI 등재

A hardware implementation of public-key cryptographic processor for 233-bit elliptic curve over binary field

2

조회

0

다운로드

0

인용

0

참고문헌

키워드

초록

This paper describes a design of 233-bit elliptic curve cryptography (ECC) processor that supports the NIST B-233 elliptic curve over binary field. The ECC-B233 processor computes point addition and point doubling operations on elliptic curve as well as scalar multiplication, which are required for ECC. It adopts the modified Montgomery ladder algorithm for scalar multiplication in order to make it strong against simple power analysis attacks. The finite field multiplication, squaring, and division operations over were implemented using shift-and-add serial multiplication and the extended Euclidian algorithm to achieve area-efficient implementation. A prototype chip for the ECC-B233 processor with 51,900 gates was fabricated using a 0.35-um CMOS process. Chip test results show that the ECC-B233 processor can operate with an operating clock up to 55 MHz. The ECC-B233 processor consumes 490,700 clock cycles for a scalar multiplication, which means that it takes about 9 msec at 55 MHz clock frequency. Forty-two chips out of 48 test chips were working correctly, resulting in the yield of 87%.

Abstract

This paper describes a design of 233-bit elliptic curve cryptography (ECC) processor that supports the NIST B-233 elliptic curve over binary field. The ECC-B233 processor computes point addition and point doubling operations on elliptic curve as well as scalar multiplication, which are required for ECC. It adopts the modified Montgomery ladder algorithm for scalar multiplication in order to make it strong against simple power analysis attacks. The finite field multiplication, squaring, and division operations over were implemented using shift-and-add serial multiplication and the extended Euclidian algorithm to achieve area-efficient implementation. A prototype chip for the ECC-B233 processor with 51,900 gates was fabricated using a 0.35-um CMOS process. Chip test results show that the ECC-B233 processor can operate with an operating clock up to 55 MHz. The ECC-B233 processor consumes 490,700 clock cycles for a scalar multiplication, which means that it takes about 9 msec at 55 MHz clock frequency. Forty-two chips out of 48 test chips were working correctly, resulting in the yield of 87%.

참고문헌 (13)

  1. "FIPS-197, Advanced Encryption Standard", National Institute of Standard and Technology (NIST), ~ (2001)
  2. "KS X 1213:2004, 128 bit Block Encryption Algorithm ARIA", Korean Agency for Technology and Standard (KATS), ~ (2004)
  3. "NIST Std. FIPS PUB 186-2: Digital Signature Standard (DSS)", NIST, ~ (2000)
  4. V. Miller, "Uses of Elliptic Curve cryptography,”Advances of Cryptography", LNCS, 218, pp.417~426 (1985)
  5. N. Koblitz, "Elliptic Curve Cryptosystems", Mathematics of Computation, 48(177), pp.203~209 (1987)
  6. "ANSI Std. X9.63: Public Key Cryptography for the Financial Services Industry: Key Agreement and Key Transport using Elliptic Curve Cryptography", ANSI, ~ (2000)
  7. H.A. Selma, "Elliptic curve cryptographic processor design using FPGAs", IEEE 2015 International Conf. on Engineering &Information Technology (CEIT), pp.1~6 (2015)
  8. M. Amara, "Hardware implementation of Elliptic Curve Point Multiplication over GF(2^m) for ECC protocols", International Journal for Information Security Research (IJISR), 2(1), pp.106~112 (2012)
  9. V.R. Venkatasubramani, "Fast computation of scalar multiplication over binary edwards curve processor against side channel attack", IEEE 2014 International Conf. on Electronics and Communication Systems (ICECS), 1(7), pp.1~7 (2014)
  10. C. Rebeiro, "Pushing the limits of high-speed GF (2^m) elliptic curve scalar multiplication on FPGAs", International Workshop on Cryptographic Hardware and Embedded Systems, pp.494~511 (2012)
  11. D. Amiet, "Flexible FPGA-Based Architectures for Curve Point Multiplication over GF(p)", IEEE 2016 Euromicro Conference on Digital System Design (DSD), pp.107~114 (2016)
  12. J. Park, "FPGA and ASIC implementation of ECC processor for security on medical embedded system", IEEE Third International Conference on Information Technology and Applications (ICITA 2005), 2, pp.547~551 (2005)
  13. "TTA Std. TTAK.KO-12.0015", R1, Digital Signature Mechanism with Appendix(Part 3) Korean Certificatebased Digital Signature Algorithm using Elliptic Curves, 2012

관련 논문AI추천

이 간행물의 다른 논문 (7건)