A Link Layer Design for DisplayPort Interface
0
조회
0
다운로드
0
인용
0
참고문헌
키워드
초록
This paper presents a link layer design of DisplayPort interface with a state machine based on packet processing. The DisplayPort link layer provides isochronous video/audio transport service, link service, and device service. The merged video, audio main link, and AUX channel controller are implemented with 7,648 LUTs(Loop Up Tables), 6020 register, and 821,760 of block memory bits synthesized using a FPGA board and it operates at 203.32MHz.
Abstract
This paper presents a link layer design of DisplayPort interface with a state machine based on packet processing. The DisplayPort link layer provides isochronous video/audio transport service, link service, and device service. The merged video, audio main link, and AUX channel controller are implemented with 7,648 LUTs(Loop Up Tables), 6020 register, and 821,760 of block memory bits synthesized using a FPGA board and it operates at 203.32MHz.
참고문헌 (5)
- VESA, "VESA DisplayPort Standard”, Version 1", Revision 1a,January 11, ~ (2008)
- VESA, "DisplayPort Link Layer Compliance Test Standard, Version 1.0", September 14, ~ (2007)
- CEA, "A DTV Profile for Uncompressed High Speed Digital Interfaces", CEA-861-C, pp69-74, ~ (2005)
- IEC, "Digital Audio Interface – part1 : general", IEC 60958-1, ~ (2008)
- IEC, "Digital Audio Interface – part3 : Consumer application", IEC 60958-3, ~ (2006)